diff options
| author | isiora <none@example.com> | 2018-03-18 22:58:58 +0000 |
|---|---|---|
| committer | isiora <none@example.com> | 2018-03-18 22:58:58 +0000 |
| commit | 99ef0b1cb8e62eedf824fa8ad1134e2890cfc30e (patch) | |
| tree | a5475cd714ee84a11761d2f58819722ffa7d743b /os | |
| parent | ae37771a018ca7073eba36335af948ad25a730b4 (diff) | |
| download | ChibiOS-99ef0b1cb8e62eedf824fa8ad1134e2890cfc30e.tar.gz ChibiOS-99ef0b1cb8e62eedf824fa8ad1134e2890cfc30e.tar.bz2 ChibiOS-99ef0b1cb8e62eedf824fa8ad1134e2890cfc30e.zip | |
Fixed the check of tick-less timebase.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11815 110e8d01-0319-4d1e-a829-52ad28d1bb01
Diffstat (limited to 'os')
| -rw-r--r-- | os/hal/ports/SAMA/SAMA5D2x/hal_lld.h | 8 | ||||
| -rw-r--r-- | os/hal/ports/SAMA/SAMA5D2x/hal_st_lld.c | 2 |
2 files changed, 7 insertions, 3 deletions
diff --git a/os/hal/ports/SAMA/SAMA5D2x/hal_lld.h b/os/hal/ports/SAMA/SAMA5D2x/hal_lld.h index 4b6d2f21b..dda6e9187 100644 --- a/os/hal/ports/SAMA/SAMA5D2x/hal_lld.h +++ b/os/hal/ports/SAMA/SAMA5D2x/hal_lld.h @@ -79,7 +79,7 @@ /**
* @brief Maximum processor clock frequency.
*/
-#define SAMA_PCK_MAX 500000000
+#define SAMA_PCK_MAX 504000000
/**
* @brief Minimum processor clock frequency.
@@ -89,7 +89,7 @@ /**
* @brief Maximum master clock frequency.
*/
-#define SAMA_MCK_MAX 166000000
+#define SAMA_MCK_MAX 168000000
/**
* @brief Minimum master clock frequency.
@@ -436,6 +436,10 @@ /* Checks on Master Clock crystal range. */
#if (SAMA_MCK > SAMA_MCK_MAX) || (SAMA_MCK < SAMA_MCK_MIN)
#error "Master clock frequency out of range."
+#define VALUE(x) #x
+#define VAR_NAME_VALUE(var) #var "=" VALUE(var)
+#pragma message(VAR_NAME_VALUE(SAMA_MCK))
+
#endif
/**
diff --git a/os/hal/ports/SAMA/SAMA5D2x/hal_st_lld.c b/os/hal/ports/SAMA/SAMA5D2x/hal_st_lld.c index c69490855..97befb19f 100644 --- a/os/hal/ports/SAMA/SAMA5D2x/hal_st_lld.c +++ b/os/hal/ports/SAMA/SAMA5D2x/hal_st_lld.c @@ -70,7 +70,7 @@ #endif
#if SAMA_ST_USE_TC1
-#if ((SAMA_TC1CLK) / (OSAL_ST_FREQUENCY) != 32)
+#if (((SAMA_TC1CLK) / (OSAL_ST_FREQUENCY) != 32) || ((SAMA_TC1CLK) % (OSAL_ST_FREQUENCY)) != 0)
#error "Bad OSAL_ST_FREQUENCY value in configuration. It must be set to TC1_periph_clk / 32"
#endif
#endif
|