diff options
| author | Giovanni Di Sirio <gdisirio@gmail.com> | 2016-10-28 08:55:14 +0000 |
|---|---|---|
| committer | Giovanni Di Sirio <gdisirio@gmail.com> | 2016-10-28 08:55:14 +0000 |
| commit | 0ce83f374de7003dd997e6a6fb6ca956ba6b98d4 (patch) | |
| tree | 5ecd46eb772d99065e61a014fcdf70f9321dc027 /os/hal/ports/STM32/STM32F7xx | |
| parent | 938af64be310a7973e02fda1ef48c55667b4df48 (diff) | |
| download | ChibiOS-0ce83f374de7003dd997e6a6fb6ca956ba6b98d4.tar.gz ChibiOS-0ce83f374de7003dd997e6a6fb6ca956ba6b98d4.tar.bz2 ChibiOS-0ce83f374de7003dd997e6a6fb6ca956ba6b98d4.zip | |
Fixed RTC on newer STM32F7 devices.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9888 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'os/hal/ports/STM32/STM32F7xx')
| -rw-r--r-- | os/hal/ports/STM32/STM32F7xx/hal_lld.c | 12 | ||||
| -rw-r--r-- | os/hal/ports/STM32/STM32F7xx/stm32_rcc.h | 1 |
2 files changed, 8 insertions, 5 deletions
diff --git a/os/hal/ports/STM32/STM32F7xx/hal_lld.c b/os/hal/ports/STM32/STM32F7xx/hal_lld.c index 5393e508a..0e076a22d 100644 --- a/os/hal/ports/STM32/STM32F7xx/hal_lld.c +++ b/os/hal/ports/STM32/STM32F7xx/hal_lld.c @@ -120,9 +120,6 @@ void hal_lld_init(void) { rccResetAPB1(~RCC_APB1RSTR_PWRRST);
rccResetAPB2(~0);
- /* PWR clock enabled.*/
- rccEnablePWRInterface(FALSE);
-
/* Initializes the backup domain.*/
hal_lld_backup_domain_init();
@@ -162,8 +159,15 @@ void hal_lld_init(void) { void stm32_clock_init(void) {
#if !STM32_NO_INIT
- /* PWR clock enable.*/
+ /* PWR clock enabled.*/
+#if defined(HAL_USE_RTC) && \
+ (defined(STM32F765xx) || defined(STM32F767xx) || \
+ defined(STM32F769xx) || defined(STM32F777xx) || \
+ defined (STM32F779xx))
+ RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
+#else
RCC->APB1ENR = RCC_APB1ENR_PWREN;
+#endif
/* PWR initialization.*/
PWR->CR1 = STM32_VOS;
diff --git a/os/hal/ports/STM32/STM32F7xx/stm32_rcc.h b/os/hal/ports/STM32/STM32F7xx/stm32_rcc.h index 76aa1ee60..d55e4afa5 100644 --- a/os/hal/ports/STM32/STM32F7xx/stm32_rcc.h +++ b/os/hal/ports/STM32/STM32F7xx/stm32_rcc.h @@ -469,7 +469,6 @@ #define rccResetPWRInterface() rccResetAPB1(RCC_APB1RSTR_PWRRST)
/** @} */
-
/**
* @name CAN peripherals specific RCC operations
* @{
|