blob: 7734b3374d166a436ebb3a9951040f3290389d2a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
#ifndef __XEN_SOFTIRQ_H__
#define __XEN_SOFTIRQ_H__
/* Common softirqs come first in the following list. */
#define TIMER_SOFTIRQ 0
#define SCHEDULE_SOFTIRQ 1
#define NEW_TLBFLUSH_CLOCK_PERIOD_SOFTIRQ 2
#define KEYPRESS_SOFTIRQ 3
#define NMI_SOFTIRQ 4
#define PAGE_SCRUB_SOFTIRQ 5
#define TRACE_SOFTIRQ 6
#define RCU_SOFTIRQ 7
#define STOPMACHINE_SOFTIRQ 8
#define NR_COMMON_SOFTIRQS 9
#include <asm/softirq.h>
#define NR_SOFTIRQS (NR_COMMON_SOFTIRQS + NR_ARCH_SOFTIRQS)
#ifndef __ASSEMBLY__
#include <xen/config.h>
#include <xen/lib.h>
#include <xen/smp.h>
#include <asm/bitops.h>
#include <asm/current.h>
#include <asm/hardirq.h>
typedef void (*softirq_handler)(void);
asmlinkage void do_softirq(void);
extern void open_softirq(int nr, softirq_handler handler);
static inline void cpumask_raise_softirq(cpumask_t mask, unsigned int nr)
{
int cpu;
for_each_cpu_mask(cpu, mask)
{
if ( test_and_set_bit(nr, &softirq_pending(cpu)) )
cpu_clear(cpu, mask);
}
smp_send_event_check_mask(mask);
}
static inline void cpu_raise_softirq(unsigned int cpu, unsigned int nr)
{
if ( !test_and_set_bit(nr, &softirq_pending(cpu)) )
smp_send_event_check_cpu(cpu);
}
static inline void raise_softirq(unsigned int nr)
{
set_bit(nr, &softirq_pending(smp_processor_id()));
}
#endif /* __ASSEMBLY__ */
#endif /* __XEN_SOFTIRQ_H__ */
|
