blob: 3cdc702ef5488473f1a7826fb0579d44ba85d5f8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
#ifndef _X86_64_REGS_H
#define _X86_64_REGS_H
#include <xen/types.h>
#include <public/xen.h>
#define vm86_mode(r) (0) /* No VM86 support in long mode. */
#define ring_0(r) (((r)->cs & 3) == 0)
#define ring_1(r) (((r)->cs & 3) == 1)
#define ring_2(r) (((r)->cs & 3) == 2)
#define ring_3(r) (((r)->cs & 3) == 3)
#define guest_kernel_mode(v, r) \
(!is_pv_32bit_vcpu(v) ? \
(ring_3(r) && ((v)->arch.flags & TF_kernel_mode)) : \
(ring_1(r)))
#define permit_softint(dpl, v, r) \
((dpl) >= (guest_kernel_mode(v, r) ? 1 : 3))
/* Check for null trap callback handler: Is the EIP null? */
#define null_trap_bounce(v, tb) \
(!is_pv_32bit_vcpu(v) ? ((tb)->eip == 0) : (((tb)->cs & ~3) == 0))
/* Number of bytes of on-stack execution state to be context-switched. */
/* NB. Segment registers and bases are not saved/restored on x86/64 stack. */
#define CTXT_SWITCH_STACK_BYTES (offsetof(struct cpu_user_regs, es))
#endif
|
