blob: 5048a95ff47ca01703d6b621a5db6cf7f8ab6ba1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
#ifndef __ASM_ARM_PROCESSOR_CA7_H
#define __ASM_ARM_PROCESSOR_CA7_H
/* ACTLR Auxiliary Control Register, Cortex A7 */
#define ACTLR_CA7_DDI (1<<28)
#define ACTLR_CA7_DDVM (1<<15)
#define ACTLR_CA7_L1RADIS (1<<12)
#define ACTLR_CA7_L2RADIS (1<<11)
#define ACTLR_CA7_DODMBS (1<<10)
#define ACTLR_CA7_SMP (1<<6)
#endif /* __ASM_ARM_PROCESSOR_CA7_H */
/*
* Local variables:
* mode: C
* c-file-style: "BSD"
* c-basic-offset: 4
* indent-tabs-mode: nil
* End:
*/
|
