aboutsummaryrefslogtreecommitdiffstats
path: root/xen/include/asm-x86/msr-index.h
Commit message (Expand)AuthorAgeFilesLines
* x86/mwait_idle: export both C1 and C1ELen Brown2013-08-301-0/+2
* Intel/VPMU: Add support for full-width PMC writesBoris Ostrovsky2013-08-071-1/+1
* x86/VMX: fix VMCS setting for x2APIC mode guest while enabling APICVJiongxi Li2013-02-181-0/+3
* x86/AMD: Enable WC+ memory type on family 10 processorsBoris Ostrovsky2013-01-181-2/+3
* x86, amd: Disable way access filter on Piledriver CPUsAndre Przywara2012-12-191-0/+1
* x86: Implement TSC adjust feature for HVM guestLiu, Jinsong2012-09-261-0/+1
* x86: introduce MWAIT-based, ACPI-less CPU idle driverJan Beulich2012-09-211-0/+5
* xen: add virtual x2apic support for apicvJiongxi Li2012-09-171-0/+3
* x86/vpmu: Add the BTS extensionDietmar Hahn2012-03-151-0/+5
* svm: Fake out the Bus Unit Config MSR on revF AMD CPUsGeorge Dunlap2012-03-081-0/+3
* x86: Use defines for bits of MSR_IA32_DEBUGCTLMSR instead of numbersDietmar Hahn2012-02-011-1/+4
* x86: remove redundant MCE related MSR definitionsJan Beulich2011-12-131-48/+1
* x86, amd: Disable GartTlbWlkErr when BIOS forgets itJan Beulich2011-12-131-0/+4
* VMX: extend last branch MSR info to cover newer CPU modelsJan Beulich2011-10-131-1/+2
* x86: update Intel CPUID masking code to latest specJan Beulich2011-07-191-0/+4
* x86: cpuid faulting feature enableLiu, Jinsong2011-07-011-5/+9
* HVM/SVM: enable tsc scaling ratio for SVMWei Huang2011-05-281-0/+3
* x86/LWP: Add LWP support for SVM guestsWei Huang2011-05-091-0/+4
* xenoprof: Add support for AMD Family 15h processorsJacob Shin2011-05-091-0/+13
* x86: Allow dom0 to write MSR IA32_ENERGY_PERF_BIASKeir Fraser2011-01-051-0/+1
* x86 hvm: x2APIC emulationKeir Fraser2010-12-071-0/+1
* x86-64: more fixes for Fam10 MMCONF enablingKeir Fraser2010-11-081-1/+1
* X86: Prefer TSC-deadline timer in XenKeir Fraser2010-10-291-0/+2
* vmx: add missing VMCS definitionKeir Fraser2010-10-111-0/+1
* x86: unmask CPUID levels on Intel CPUsKeir Fraser2010-07-301-0/+1
* AMD OSVW (OS Visible Workaround) for XenKeir Fraser2010-07-021-0/+4
* x86: fix pv cpuid maskingKeir Fraser2010-06-151-4/+4
* Intel: Add CPUID feature mask support for NHM processors.Keir Fraser2010-06-041-0/+2
* svm: Fix for AMD erratum 383 on Family 10h CPUsKeir Fraser2010-05-181-0/+6
* EPT: 1GB large page support.Keir Fraser2010-04-061-0/+1
* Add RDTSCP instruction support for HVM VMX guest.Keir Fraser2009-12-141-0/+1
* x86: replace PAT initialisation magic value with a #defineKeir Fraser2009-08-071-0/+1
* Enable pci mmcfg and ATS for x86_64Keir Fraser2009-06-021-1/+1
* x86 mce: fix c/s 18938Keir Fraser2009-03-311-1/+9
* Implements Guest MCE# MSR read/write virtualizationKeir Fraser2009-03-201-0/+24
* Enable CMCI for Intel CPUsKeir Fraser2008-12-221-1/+3
* x86: microcode update support for AMD CPUsKeir Fraser2008-09-121-0/+4
* x86: allow Dom0 to control a few more MSR bitsKeir Fraser2008-09-011-0/+12
* amd: Extended migration supportKeir Fraser2008-08-291-0/+3
* Some latest Intel CPU models support cpuid feature mask.Keir Fraser2008-07-091-0/+3
* Intel vmx: To correctly detect default1 vmx features which mayKeir Fraser2008-05-131-0/+4
* x86: Support x2APIC mode.Keir Fraser2008-05-011-0/+1
* x86: fix feature availability for PV guestsKeir Fraser2008-03-181-0/+2
* cpufreq, amd: Xen support for architectural AMD pstate driverKeir Fraser2007-11-051-0/+11
* Add definitions for machine check MSRs introduced in AMD Family 0x10 (Barcelo...Keir Fraser2007-10-231-2/+7
* hvm/x86: MTRR/PAT virtualisation.Keir Fraser2007-10-221-0/+19
* vmx: last branch recording MSR emulationKeir Fraser2007-10-171-0/+21
* svm: allow guest to use EFER.FFXSEKeir Fraser2007-10-121-1/+5
* x86: AMD Fam10/11 adjustmentsKeir Fraser2007-10-111-0/+334
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-06 10:57:51 +0000