aboutsummaryrefslogtreecommitdiffstats
path: root/xen/include/asm-x86/cpufeature.h
Commit message (Expand)AuthorAgeFilesLines
* Nested VMX: fix IA32_VMX_CR4_FIXED1 msr emulationYang Zhang2013-10-041-0/+1
* x86: preserve FPU selectors for 32-bit guest codeJan Beulich2013-06-041-0/+2
* x86: remove further code applicable to 32-bit CPUs onlyJan Beulich2012-09-281-9/+0
* xen: Remove x86_32 build target.Keir Fraser2012-09-121-28/+0
* X86: expose HLE/RTM features to dom0Liu, Jinsong2012-02-281-0/+2
* X86: implement PCID/INVPCID for hvmLiu, Jinsong2011-12-011-0/+2
* X86: Disable PCID/INVPCID for dom0Liu, Jinsong2011-12-011-0/+2
* X86: expose Intel new features to dom0Liu, Jinsong2011-12-011-0/+5
* x86/emulator: generalize movq emulation (SSE2 and AVX variants)Jan Beulich2011-12-011-1/+1
* ACPI: add _PDC input override mechanismJan Beulich2011-08-221-0/+4
* x86: cpuid faulting feature enableLiu, Jinsong2011-07-011-0/+3
* Nested VMX: Add VMXE bits in virtual CR4Eddie Dong2011-06-091-0/+2
* x86: Pass through ERMS CPUID feature for HVM and PV guestsYang, Wei2011-06-141-0/+1
* x86/hvm: Make DRNG feature visible in CPUIDYang, Wei2011-06-141-0/+1
* x86: Enable Supervisor Mode Execution Protection (SMEP)Keir Fraser2011-06-031-1/+4
* x86: Replace ad-hoc bitmaskof() macro with single cpufeat_mask() defn.Keir Fraser2011-06-021-0/+1
* x86/LWP: Add LWP support for SVM guestsWei Huang2011-05-091-0/+2
* Allow guest to enable SVM in EFERcegger2011-02-281-0/+2
* x86: eliminate old-CPU support bitsJan Beulich2011-04-021-0/+1
* hvm: allow pass-through of new FPU/ALU CPUID featuresKeir Fraser2011-01-271-0/+2
* Update AMD CPU feature flags 0x80000001:ECX for Xen HypervisorKeir Fraser2011-01-081-14/+19
* x86 xsave: Adding back CPUID support for Xsave (version 2)Keir Fraser2010-11-151-0/+1
* X86: Prefer TSC-deadline timer in XenKeir Fraser2010-10-291-0/+1
* x86: enable support for {rd,wr}{fs,gs}base instructionsKeir Fraser2010-10-241-1/+6
* x86/kexec: fix very old regression and make compatible with modern LinuxKeir Fraser2010-10-241-2/+0
* x86: use cpuid vector 0xb when available for detecting cpu topologyKeir Fraser2010-07-161-0/+1
* x86: Clean up TSC_RELIABLE handling after 20705:a74aca4b9386Keir Fraser2010-01-191-1/+0
* Verify TSC sync even on systems with constant and non-stop TSC.Keir Fraser2009-12-211-0/+1
* Add RDTSCP instruction support for HVM VMX guest.Keir Fraser2009-12-141-0/+2
* x86 vtsc: use debug-key to check/test reliable tscKeir Fraser2009-10-071-1/+2
* vmx: add the support of XSAVE/XRSTOR to VMX guestKeir Fraser2009-09-291-0/+4
* xenoprof: support Intel's architectural perfmon registers.Keir Fraser2009-09-151-0/+3
* cpuidle: Add support for Always Running APIC timer, CPUID_0x6_EAX_Bit2.Keir Fraser2009-04-171-0/+1
* x86: Mask X86_FEATURE_XSAVE in cpuid leaf 1, ecx, as we don't allowKeir Fraser2009-03-091-0/+1
* x86: Decode CPUID for TSC guarantees.Keir Fraser2008-12-151-0/+1
* x86: support CPUID hypervisor feature bitKeir Fraser2008-11-191-0/+1
* x86: Support x2APIC mode.Keir Fraser2008-05-011-0/+2
* x86: fix feature availability for PV guestsKeir Fraser2008-03-181-0/+4
* x86: Do not read/write EFER MSR if it doesn't exist.Keir Fraser2007-11-131-0/+2
* x86-64: syscall/sysenter support for 32-bit apps for both 32-bit appsKeir Fraser2007-10-241-1/+1
* hvm/x86: MTRR/PAT virtualisation.Keir Fraser2007-10-221-0/+2
* x86: consolidate/enhance TLB flushing interfaceKeir Fraser2007-10-161-0/+3
* x86/hvm: miscellaneous CPUID handling changesKeir Fraser2007-10-121-0/+15
* x86: Sync flag definitions in cpufeature.h with Linux.Keir Fraser2007-10-121-1/+7
* svm: allow guest to use EFER.FFXSEKeir Fraser2007-10-121-1/+4
* Support extensions to Intel architecture for TXT/SMX.kfraser@localhost.localdomain2007-08-301-0/+1
* x86: fix EFER handlingkfraser@localhost.localdomain2007-05-151-0/+2
* [HVM][SVM] Do not advertise FFXSR feature.Keir Fraser2007-02-081-0/+1
* Hide RDTSCP feature flag from PV guests.kfraser@localhost.localdomain2007-02-021-0/+1
* Xen support for sysenter/exit on x86_32 when supervisor_mode_kernel isIan.Campbell@xensource.com2006-04-211-0/+2