diff options
| author | Suravee Suthikulpanit <suravee.suthikulpanit@amd.com> | 2013-02-26 10:14:53 +0100 |
|---|---|---|
| committer | Jan Beulich <jbeulich@suse.com> | 2013-02-26 10:14:53 +0100 |
| commit | 0f8adcb2a7183bea5063f6fffba7d7e1aa14fc84 (patch) | |
| tree | ef2b17262d9b573396226307bdad7717e26eca39 /xen/arch/x86/irq.c | |
| parent | a90bc1471a74c42b9618f0ec3bc0cc0e76f0f5ee (diff) | |
| download | xen-0f8adcb2a7183bea5063f6fffba7d7e1aa14fc84.tar.gz xen-0f8adcb2a7183bea5063f6fffba7d7e1aa14fc84.tar.bz2 xen-0f8adcb2a7183bea5063f6fffba7d7e1aa14fc84.zip | |
IOMMU, AMD Family15h Model10-1Fh erratum 746 Workaround
The IOMMU may stop processing page translations due to a perceived lack
of credits for writing upstream peripheral page service request (PPR)
or event logs. If the L2B miscellaneous clock gating feature is enabled
the IOMMU does not properly register credits after the log request has
completed, leading to a potential system hang.
BIOSes are supposed to disable L2B micellaneous clock gating by setting
L2_L2B_CK_GATE_CONTROL[CKGateL2BMiscDisable](D0F2xF4_x90[2]) = 1b. This
patch corrects that for those which do not enable this workaround.
Signed-off-by: Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
Signed-off-by: Jan Beulich <jbeulich@suse.com>
Diffstat (limited to 'xen/arch/x86/irq.c')
0 files changed, 0 insertions, 0 deletions