diff options
| author | Keir Fraser <keir@xen.org> | 2011-01-27 16:17:27 +0000 |
|---|---|---|
| committer | Keir Fraser <keir@xen.org> | 2011-01-27 16:17:27 +0000 |
| commit | 0145b0e442c094e02b698ea998e5c4ff9d346d6a (patch) | |
| tree | c826af9240f4387b3895c202069a0b1421f27ad3 /tools/libxc/xc_cpufeature.h | |
| parent | 688fe3de6797102afdc265051455f81c86dc211d (diff) | |
| download | xen-0145b0e442c094e02b698ea998e5c4ff9d346d6a.tar.gz xen-0145b0e442c094e02b698ea998e5c4ff9d346d6a.tar.bz2 xen-0145b0e442c094e02b698ea998e5c4ff9d346d6a.zip | |
hvm: allow pass-through of new FPU/ALU CPUID features
there are some new CPUID features that are safe for guests to see, as
they don't require OS awareness (FPU/ALU related instructions only).
Among features for new AMD CPUs there is also the PCLMULQDQ bit, which
Intel CPU have already for quite a while.
Signed-off-by: Andre Przywara <andre.przywara@amd.com>
Diffstat (limited to 'tools/libxc/xc_cpufeature.h')
| -rw-r--r-- | tools/libxc/xc_cpufeature.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/tools/libxc/xc_cpufeature.h b/tools/libxc/xc_cpufeature.h index 07bdb95f1b..5263774ab3 100644 --- a/tools/libxc/xc_cpufeature.h +++ b/tools/libxc/xc_cpufeature.h @@ -83,6 +83,7 @@ /* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */ #define X86_FEATURE_XMM3 (4*32+ 0) /* Streaming SIMD Extensions-3 */ +#define X86_FEATURE_PCLMULQDQ (4*32+ 1) /* Carry-less multiplication */ #define X86_FEATURE_DTES64 (4*32+ 2) /* 64-bit Debug Store */ #define X86_FEATURE_MWAIT (4*32+ 3) /* Monitor/Mwait support */ #define X86_FEATURE_DSCPL (4*32+ 4) /* CPL Qualified Debug Store */ @@ -104,6 +105,7 @@ #define X86_FEATURE_AES (4*32+25) /* AES acceleration instructions */ #define X86_FEATURE_XSAVE (4*32+26) /* XSAVE/XRSTOR/XSETBV/XGETBV */ #define X86_FEATURE_AVX (4*32+28) /* Advanced Vector Extensions */ +#define X86_FEATURE_F16C (4*32+29) /* Half-precision convert instruction */ #define X86_FEATURE_HYPERVISOR (4*32+31) /* Running under some hypervisor */ /* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */ |