diff options
author | Julien Grall <julien.grall@linaro.org> | 2013-08-08 13:56:51 +0100 |
---|---|---|
committer | Ian Campbell <ian.campbell@citrix.com> | 2013-08-20 15:17:17 +0100 |
commit | 2960e5e2aabedb9a188fe7c0483c3df43875abf3 (patch) | |
tree | 9466844b79c7b5044d5da67bbaec38e2e15894af /tools/libfsimage | |
parent | e1b87f4e531e9ec257bc332859770f3c00b1fbca (diff) | |
download | xen-2960e5e2aabedb9a188fe7c0483c3df43875abf3.tar.gz xen-2960e5e2aabedb9a188fe7c0483c3df43875abf3.tar.bz2 xen-2960e5e2aabedb9a188fe7c0483c3df43875abf3.zip |
xen/arm: erratum 766422: decode thumb store during data abort
From the errata document:
When a non-secure non-hypervisor memory operation instruction generates a
stage2 page table translation fault, a trap to the hypervisor will be triggered.
For an architecturally defined subset of instructions, the Hypervisor Syndrome
Register (HSR) will have the Instruction Syndrome Valid (ISV) bit set to 1’b1,
and the Rt field should reflect the source register (for stores) or destination
register for loads.
On Cortex-A15, for Thumb and ThumbEE stores, the Rt value may be incorrect
and should not be used, even if the ISV bit is set. All loads, and all ARM
instruction set loads and stores, will have the correct Rt value if the ISV
bit is set.
To avoid this issue, Xen needs to decode thumb store instruction and update
the transfer register.
Signed-off-by: Julien Grall <julien.grall@linaro.org>
Acked-by: Ian Campbell <ian.campbell@citrix.com>
Diffstat (limited to 'tools/libfsimage')
0 files changed, 0 insertions, 0 deletions