aboutsummaryrefslogtreecommitdiffstats
path: root/roms/qemu-palcode/pci.h
diff options
context:
space:
mode:
authorfishsoupisgood <github@madingley.org>2019-04-29 01:17:54 +0100
committerfishsoupisgood <github@madingley.org>2019-05-27 03:43:43 +0100
commit3f2546b2ef55b661fd8dd69682b38992225e86f6 (patch)
tree65ca85f13617aee1dce474596800950f266a456c /roms/qemu-palcode/pci.h
downloadqemu-master.tar.gz
qemu-master.tar.bz2
qemu-master.zip
Initial import of qemu-2.4.1HEADmaster
Diffstat (limited to 'roms/qemu-palcode/pci.h')
-rw-r--r--roms/qemu-palcode/pci.h68
1 files changed, 68 insertions, 0 deletions
diff --git a/roms/qemu-palcode/pci.h b/roms/qemu-palcode/pci.h
new file mode 100644
index 00000000..b751c6f6
--- /dev/null
+++ b/roms/qemu-palcode/pci.h
@@ -0,0 +1,68 @@
+/* Simplistic PCI support.
+
+ Copyright (C) 2011 Richard Henderson
+
+ This file is part of QEMU PALcode.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+ the Free Software Foundation; either version 2 of the License or
+ (at your option) any later version.
+
+ This program is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the text
+ of the GNU General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program; see the file COPYING. If not see
+ <http://www.gnu.org/licenses/>. */
+
+/* This header is intended to be compatible with the pci.h from SeaBIOS.
+ Their header, however, is too PC specific to be of use. */
+
+#ifndef PCI_H
+#define PCI_H 1
+
+extern void *pci_conf_base;
+
+static inline void pci_config_writel(int bdf, uint8_t addr, uint32_t val)
+{
+ *(volatile uint32_t *)(pci_conf_base + bdf * 256 + addr) = val;
+}
+
+static inline void pci_config_writew(int bdf, uint8_t addr, uint16_t val)
+{
+ *(volatile uint16_t *)(pci_conf_base + bdf * 256 + addr) = val;
+}
+
+static inline void pci_config_writeb(int bdf, uint8_t addr, uint8_t val)
+{
+ *(volatile uint8_t *)(pci_conf_base + bdf * 256 + addr) = val;
+}
+
+static inline uint32_t pci_config_readl(int bdf, uint8_t addr)
+{
+ return *(volatile uint32_t *)(pci_conf_base + bdf * 256 + addr);
+}
+
+static inline uint16_t pci_config_readw(int bdf, uint8_t addr)
+{
+ return *(volatile uint16_t *)(pci_conf_base + bdf * 256 + addr);
+}
+
+static inline uint8_t pci_config_readb(int bdf, uint8_t addr)
+{
+ return *(volatile uint8_t *)(pci_conf_base + bdf * 256 + addr);
+}
+
+extern void pci_config_maskw(int bdf, int addr, uint16_t off, uint16_t on);
+
+extern int pci_next(int bdf, int *pmax);
+
+#define foreachpci(BDF, MAX) \
+ for (MAX = 0x0100, BDF = pci_next(0, &MAX); \
+ BDF >= 0; \
+ BDF = pci_next(BDF+1, &MAX))
+
+#endif /* PCI_H */