1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
|
;------------------------------------
; C20x subset
cpu 320c203
page 0
abs
add #25
add #2255
add #25,0
add #25,1
add #2255,1
add 123
add 123,3
add 123,16
add *
add *,3
add *,16
add *,0,AR2
add *,3,AR2
add *,16,AR2
addc 123
addc *
addc *,ar2
adds 123
adds *
adds *,ar2
addt 123
addt *
addt *,ar2
adrk #30
and 123
and *
and *,ar2
and #255
and #255, 3
and #255,16
apac
b 1234h
b 1234h, *
b 1234h, *, ar2
bacc
banz 1234h
banz 1234h, *
banz 1234h, *, ar2
bcnd 1234h, eq, c
bit 123, 3
bit *, 3
bit *, 3, ar2
bitt 123
bitt *
bitt *,ar2
bldd #10, 123
bldd #10, *
bldd #10, *, ar2
bldd 123, #10
bldd *, #10
bldd *, #10, ar2
blpd #1234h, 123
blpd #1233h, *, ar2
cala
call 1234h
call 1234h, *
call 1234h, *, ar2
cc 1234h, eq, c
clrc c
clrc cnf
clrc intm
clrc ovm
clrc sxm
clrc tc
clrc xf
cmpl
cmpr 2
dmov 123
dmov *
dmov *,ar2
idle
in 123, 1234h
in *, 1234h
in *, 1234h, ar2
intr 4
lacc 123
lacc 123, 16
lacc *
lacc *, 16
lacc *, 0, ar2
lacc *, 16, ar2
lacc #2
lacc #2, 10
lacl 123
lacl *
lacl *, ar2
lacl #23
lact 123
lact *
lact *, ar2
lar ar2, 123
lar ar2, *
lar ar2, *, ar2
lar ar2, #10
lar ar2, #1000
ldp 123
ldp *
ldp *, ar2
ldp #40
lph 123
lph *
lph *, ar2
lst #0, 123
lst #0, *
lst #0, *, ar2
lst #1, 123
lst #1, *
lst #1, *, ar2
lt 123
lt *
lt *, ar2
lta 123
lta *
lta *, ar2
ltd 123
ltd *
ltd *, ar2
ltp 123
ltp *
ltp *, ar2
lts 123
lts *
lts *, ar2
mac 1234h, 123
mac 1234h, *
mac 1234h, *, ar2
macd 1234h, 123
macd 1234h, *
macd 1234h, *, ar2
mar 123
mar *
mar *, ar2
mpy 123
mpy *
mpy *, ar2
mpy #300
mpy #-300
mpya 123
mpya *
mpya *, ar2
mpys 123
mpys *
mpys *, ar2
mpyu 123
mpyu *
mpyu *, ar2
neg
nmi
nop
norm *
norm *, ar2
or 123
or *
or *,ar2
or #255
or #255, 3
or #255,16
out 123, 1234h
out *, 1234h
out *, 1234h, ar2
pac
pop
popd 123
popd *
popd *, ar2
pshd 123
pshd *
pshd *, ar2
push
ret
retc eq
rol
ror
rpt #30
rpt 123
rpt *
rpt *, ar2
sach 123
sach *, 0
sach *, 2
sach *, 0, ar2
sach *, 2, ar2
sacl 123
sacl *, 0
sacl *, 2
sacl *, 0, ar2
sacl *, 2, ar2
sar ar3, 123
sar ar3, *
sar ar3, *, ar2
sbrk #10
setc c
setc cnf
setc intm
setc ovm
setc sxm
setc tc
setc xf
sfl
sfr
spac
spl 123
spl *
spl *, ar2
sph 123
sph *
sph *, ar2
splk #1234, 123
splk #1234, *
splk #1234, *, ar2
spm 2
sqra 123
sqra *
sqra *, ar2
sqrs 123
sqrs *
sqrs *, ar2
sst #0, 123
sst #0, *
sst #0, *, ar2
sst #1, 123
sst #1, *
sst #1, *, ar2
sub #25
sub #2255
sub #25,0
sub #25,1
sub #2255,1
sub 123
sub 123,3
sub 123,16
sub *
sub *,3
sub *,16
sub *,0,AR2
sub *,3,AR2
sub *,16,AR2
subb 123
subb *
subb *, ar2
subc 123
subc *
subc *, ar2
subs 123
subs *
subs *, ar2
subt 123
subt *
subt *, ar2
tblr 123
tblr *
tblr *, ar2
tblw 123
tblw *
tblw *, ar2
trap
xor 123
xor *
xor *,ar2
xor #255
xor #255, 3
xor #255,16
zalr 123
zalr *
zalr *, ar2
;------------------------------------
; C5x additions
cpu 320c50
adcb
addb
andb
apl #10, 123
apl #10, *
apl #10, *, ar2
apl 123
apl *
apl *, ar2
bd 1234h
bd 1234h, *
bd 1234h, *, ar2
baccd
banzd 1234h
banzd 1234h, *
banzd 1234h, *, ar2
bcndd 1234h, eq, c
bldd bmar, 123
bldd bmar, *
bldd bmar, *, ar2
bldd 123, bmar
bldd *, bmar
bldd *, bmar, ar2
bldp 123
bldp *
bldp *, ar2
blpd bmar, 123
blpd bmar, *
blpd bmar, *, ar2
bsar 7
calad
calld 1234h
calld 1234h, *
calld 1234h, *, ar2
ccd 1234h, eq, c
cpl #10, 123
cpl #10, *
cpl #10, *, ar2
cpl 123
cpl *
cpl *, ar2
crgt
crlt
exar
idle2
lacb
lamm 123
lamm *
lamm *, ar2
lmmr 123, #1234
lmmr *, #1234
lmmr *, #1234, ar2
madd 123
madd *
madd *, ar2
mads 123
mads *
mads *, ar2
opl #10, 123
opl #10, *
opl #10, *, ar2
opl 123
opl *
opl *, ar2
orb
retd
retcd eq
rete
reti
rolb
rorb
rptb 123
rptz #10
sacb
samm 123
samm *
samm *, ar2
sath
satl
sbb
sbbb
sflb
sfrb
; haven't found encoding of the C5x SHM instruction so far :-(
; shm
smmr 123, #1234
smmr *, #1234
smmr *, #1234, ar2
xc 2, eq
|
