summaryrefslogtreecommitdiffstats
path: root/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod
diff options
context:
space:
mode:
Diffstat (limited to 'PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod')
-rw-r--r--PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod60
1 files changed, 60 insertions, 0 deletions
diff --git a/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod b/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod
new file mode 100644
index 00000000..40782abc
--- /dev/null
+++ b/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SOT23-5.kicad_mod
@@ -0,0 +1,60 @@
+(footprint "SOT23-5" (version 20211014) (generator pcbnew)
+ (layer "F.Cu")
+ (tedit 0)
+ (descr "<b>Small Outline Transistor</b> - 5 Pin")
+ (fp_text reference "REF**" (at 1.978 0) (layer "F.SilkS")
+ (effects (font (size 0.666496 0.666496) (thickness 0.146304)) (justify left bottom))
+ (tstamp d2ffbf14-74c5-4ff2-a79e-5e6dc5d35924)
+ )
+ (fp_text value ">VALUE" (at 1.978 0.635) (layer "F.Fab")
+ (effects (font (size 0.36576 0.36576) (thickness 0.04064)) (justify left bottom))
+ (tstamp 2ebd7972-b75b-4b31-83fb-e256cb9a68c6)
+ )
+ (fp_line (start -0.4 -1.05) (end 0.4 -1.05) (layer "F.SilkS") (width 0.2032) (tstamp 799f9fd6-f822-4d0e-91b4-5e7c4cbe90cf))
+ (fp_line (start -1.65 -0.8) (end -1.65 0.8) (layer "F.SilkS") (width 0.2032) (tstamp 97721f7f-595f-4c41-9211-9e40c9ec251b))
+ (fp_line (start 1.65 -0.8) (end 1.65 0.8) (layer "F.SilkS") (width 0.2032) (tstamp e27a0f87-7141-4a73-ac53-69fffaf31113))
+ (fp_line (start 1.4224 0.8104) (end -1.4224 0.8104) (layer "F.Fab") (width 0.2032) (tstamp 1a00e820-c9fc-4d0d-a5f1-c9aafb22fa5d))
+ (fp_line (start -1.4224 -0.8104) (end 1.4224 -0.8104) (layer "F.Fab") (width 0.2032) (tstamp 391217b5-9652-440a-99fc-773e52a93fcc))
+ (fp_line (start 1.4224 -0.8104) (end 1.4224 0.8104) (layer "F.Fab") (width 0.2032) (tstamp 8fad054c-f3af-4667-936a-cb23d4409492))
+ (fp_line (start -1.4224 0.8104) (end -1.4224 -0.8104) (layer "F.Fab") (width 0.2032) (tstamp e5504bd5-59db-4d5b-9c9b-703cd46a5e3f))
+ (fp_poly (pts
+ (xy 0.7 1.5)
+ (xy 1.2 1.5)
+ (xy 1.2 0.85)
+ (xy 0.7 0.85)
+ ) (layer "F.Fab") (width 0) (fill solid) (tstamp 4f85c5a3-199f-4ea8-9376-956623d7e97e))
+ (fp_poly (pts
+ (xy -0.25 1.5)
+ (xy 0.25 1.5)
+ (xy 0.25 0.85)
+ (xy -0.25 0.85)
+ ) (layer "F.Fab") (width 0) (fill solid) (tstamp 683474e1-a428-443e-b384-8442367af185))
+ (fp_poly (pts
+ (xy -1.2 1.5)
+ (xy -0.7 1.5)
+ (xy -0.7 0.85)
+ (xy -1.2 0.85)
+ ) (layer "F.Fab") (width 0) (fill solid) (tstamp 9ea2a984-4a08-4ea2-af38-b775bd89ecc1))
+ (fp_poly (pts
+ (xy 0.7 -0.85)
+ (xy 1.2 -0.85)
+ (xy 1.2 -1.5)
+ (xy 0.7 -1.5)
+ ) (layer "F.Fab") (width 0) (fill solid) (tstamp f32a4ab0-7ed0-4c27-87fe-56c5a187eae1))
+ (fp_poly (pts
+ (xy -1.2 -0.85)
+ (xy -0.7 -0.85)
+ (xy -0.7 -1.5)
+ (xy -1.2 -1.5)
+ ) (layer "F.Fab") (width 0) (fill solid) (tstamp fc15d013-5210-47aa-a616-c39578532cd8))
+ (pad "1" smd rect (at -0.95 1.3001) (size 0.55 1.2) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp 67f9ff3d-8504-4d5a-af30-f131344c0848))
+ (pad "2" smd rect (at 0 1.3001) (size 0.55 1.2) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp 36aeb4cf-6095-4542-b873-bb0cea897e02))
+ (pad "3" smd rect (at 0.95 1.3001) (size 0.55 1.2) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp d8ab841b-99c2-425c-bfd9-b935c123851f))
+ (pad "4" smd rect (at 0.95 -1.3001) (size 0.55 1.2) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp dcaf8b9e-caa1-4b95-b6fa-3fca62e7d4ff))
+ (pad "5" smd rect (at -0.95 -1.3001) (size 0.55 1.2) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp ba3a1e2e-6d5a-42c2-b9d0-a63a247907dd))
+)