summaryrefslogtreecommitdiffstats
path: root/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod
diff options
context:
space:
mode:
Diffstat (limited to 'PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod')
-rw-r--r--PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod33
1 files changed, 33 insertions, 0 deletions
diff --git a/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod b/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod
new file mode 100644
index 00000000..a0c0dc84
--- /dev/null
+++ b/PCB/Testers/OSO-SWAT-A2-00/Adafruit QT Py.pretty/SK6805_1515.kicad_mod
@@ -0,0 +1,33 @@
+(footprint "SK6805_1515" (version 20211014) (generator pcbnew)
+ (layer "F.Cu")
+ (tedit 0)
+ (fp_text reference "REF**" (at -2.54 -1.27) (layer "F.SilkS")
+ (effects (font (size 0.93472 0.93472) (thickness 0.08128)) (justify left bottom))
+ (tstamp 8f75e9da-f1ca-471d-bf34-f0d6cd650587)
+ )
+ (fp_text value ">VALUE" (at -2.54 2.54) (layer "F.Fab")
+ (effects (font (size 0.93472 0.93472) (thickness 0.08128)) (justify left bottom))
+ (tstamp fe5cc122-b7ae-43ef-86f2-90308ffd03d8)
+ )
+ (fp_line (start -0.8 -0.9) (end 0.8 -0.9) (layer "F.SilkS") (width 0.1524) (tstamp 59ad9cb9-1422-40e8-a540-202edcba3671))
+ (fp_line (start 0.7 0) (end 0.15 0) (layer "F.SilkS") (width 0.1524) (tstamp d252d76b-aa52-4d76-ba65-64edba8fece6))
+ (fp_line (start -0.8 0.9) (end 0.8 0.9) (layer "F.SilkS") (width 0.1524) (tstamp da4251c4-bd45-41cb-b937-fe6b80b3055c))
+ (fp_line (start -0.75 -0.75) (end 0.25 -0.75) (layer "F.Fab") (width 0.1524) (tstamp 16c8f0ef-68ff-47cb-a93e-b10afffc9a62))
+ (fp_line (start 0.35 -0.75) (end 0.25 -0.75) (layer "F.Fab") (width 0.1524) (tstamp 3eda13ed-de69-44fa-ab7e-32c596e9f4ab))
+ (fp_line (start 0.35 -0.75) (end 0.75 -0.75) (layer "F.Fab") (width 0.1524) (tstamp 46c6bf57-1f0a-4e92-aaa8-60259a633ef8))
+ (fp_line (start 0.35 0.75) (end 0.35 -0.75) (layer "F.Fab") (width 0.1524) (tstamp 717a88fb-26e5-4fe6-add9-924b5eac8f07))
+ (fp_line (start -0.75 0.75) (end -0.75 -0.75) (layer "F.Fab") (width 0.1524) (tstamp 71ed8f7f-f3a1-44b0-968e-e83e752c7ea1))
+ (fp_line (start 0.75 0.75) (end 0.35 0.75) (layer "F.Fab") (width 0.1524) (tstamp 866d4e2d-da42-42ca-819f-4047c7a1c18a))
+ (fp_line (start 0.25 0.75) (end 0.35 0.75) (layer "F.Fab") (width 0.1524) (tstamp 981fa705-7078-4675-a49a-1dc4fc6889c4))
+ (fp_line (start 0.75 -0.75) (end 0.75 0.75) (layer "F.Fab") (width 0.1524) (tstamp db497778-98d0-4369-a3f1-e58cf158cf3d))
+ (fp_line (start 0.25 0.75) (end -0.75 0.75) (layer "F.Fab") (width 0.1524) (tstamp f80234b7-5ffd-4b4a-82e8-cf3bedaabba0))
+ (fp_line (start 0.25 -0.75) (end 0.25 0.75) (layer "F.Fab") (width 0.1524) (tstamp fc581dea-1daf-4f2b-b6f1-ef7976e5f674))
+ (pad "1" smd rect (at -0.5 0.45) (size 0.5 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp bdc73fa8-f120-46c1-a641-b75caed41545))
+ (pad "2" smd rect (at 0.5 0.45) (size 0.5 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp d56d5048-6bc4-4145-922c-1ceafaa8a2cc))
+ (pad "3" smd rect (at 0.5 -0.45) (size 0.5 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp 731c11fc-23f9-4b5e-9e8a-7a58e6cf591f))
+ (pad "4" smd rect (at -0.5 -0.45) (size 0.5 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+ (solder_mask_margin 0.0508) (tstamp 14722165-287c-4e4c-8b85-c2b2e22799c0))
+)