summaryrefslogtreecommitdiffstats
path: root/app/main.c
blob: da5ffb8c226d7c7258d1fef0e468ce1c47879419 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
#include "project.h"

int time_known;

#if 0
void exti15_10_isr (void)
{
  nvic_disable_irq (NVIC_EXTI15_10_IRQ);

  if (exti_get_flag_status (EXTI10)) exti10_isr();

  if (exti_get_flag_status (EXTI11)) exti11_isr();

  nvic_enable_irq (NVIC_EXTI15_10_IRQ);
}
#endif



static void process_key (uint8_t c)
{

  static int unlocked;
  static unsigned unlock_sm;
  static uint8_t unlock[] = "unlock";

  if (!unlocked) {
    if (c == unlock[unlock_sm]) {
      unlock_sm++;

      if (!unlock[unlock_sm]) {
        unlocked++;
        printf ("Serial now unlocked\n");
      }

      return;

    } else {
      unlock_sm = 0;
      printf ("serial locked type unlock to unlock\r\n");
      return;
    }
  }


  printf ("KEY> %c\r\n", c);


  switch (c) {
  case 'R':
    scb_reset_system();
    break;

  case 'G':
    gps_reset();
    break;

  case 'I':
    gps_bs();
    break;

  case 'A':
    //gps_almanac();
    gps_dump_almanac();
    break;

  case 'D':
    break;


  }
}


static void cmd_dispatch (void)
{
  uint8_t c;

  while (!ring_read_byte (&usart2_rx_ring, &c))
    process_key (c);

  while (!ring_read_byte (&cdcacm_rx_ring, &c))
    process_key (c);

}

#if 0
static void pd_port (uint32_t p)
{
  unsigned c;

  for (c = 0; c < 32; ++c) {

    if ((p == GPIOA) && ((c == 13) || (c == 14))) continue;

    gpio_mode_setup (p, GPIO_MODE_INPUT, GPIO_PUPD_NONE, 1UL << c);
  }
}


static void pd_clear (uint32_t g, uint32_t b)
{
  gpio_mode_setup (g, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, b);
  gpio_set_output_options (g, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, b);
  gpio_clear (g, b);
}


static void pd_set (uint32_t g, uint32_t b)
{
  gpio_mode_setup (g, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, b);
  gpio_set_output_options (g, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, b);
  gpio_set (g, b);
}


static void pd (void)
{
  pd_port (GPIOA);
  pd_port (GPIOB);
  pd_port (GPIOC);
  pd_port (GPIOD);
  pd_port (GPIOE);
  pd_port (GPIOF);
  pd_port (GPIOG);


  pd_set (GPIOB, GPIO10);

  pd_set (GPIOG, GPIO4);
  pd_set (GPIOD, GPIO10);

  pd_set (GPIOD, GPIO1);
  pd_set (GPIOB, GPIO13);

  pd_set (GPIOE, GPIO3);
  pd_set (GPIOE, GPIO4);


  rcc_periph_clock_disable (RCC_ETHMACPTP);
  rcc_periph_clock_disable (RCC_ETHMACRX);
  rcc_periph_clock_disable (RCC_ETHMACTX);
  rcc_periph_clock_disable (RCC_ETHMAC);
  rcc_periph_clock_disable (RCC_USART2);
  rcc_periph_clock_disable (RCC_USART1);
  rcc_periph_clock_disable (RCC_GPIOG);
  rcc_periph_clock_disable (RCC_GPIOF);
  rcc_periph_clock_disable (RCC_GPIOE);
  rcc_periph_clock_disable (RCC_GPIOD);
  rcc_periph_clock_disable (RCC_GPIOC);
  rcc_periph_clock_disable (RCC_GPIOB);
  rcc_periph_clock_disable (RCC_GPIOA);
  rcc_periph_clock_disable (RCC_SYSCFG);



  for (;;);
}
#endif


static const clock_scale_t hse_10mhz_3v3_168 = {
  /* 168MHz */
  .pllm = 10,
  .plln = 336,
  .pllp = 2,
  .pllq = 7,
  .hpre = RCC_CFGR_HPRE_DIV_NONE,
  .ppre1 = RCC_CFGR_PPRE_DIV_4,
  .ppre2 = RCC_CFGR_PPRE_DIV_2,
  .flash_config = FLASH_ACR_ICE | FLASH_ACR_DCE |
  FLASH_ACR_LATENCY_5WS,
  .apb1_frequency = 42000000,
  .apb2_frequency = 84000000,
};


#if 0
static const clock_scale_t hse_10mhz_3v3_120 = {
  /* 120 */
  .pllm = 10,
  .plln = 240,
  .pllp = 2,
  .pllq = 5,
  .hpre = RCC_CFGR_HPRE_DIV_NONE,
  .ppre1 = RCC_CFGR_PPRE_DIV_4,
  .ppre2 = RCC_CFGR_PPRE_DIV_2,
  .power_save = 1,
  .flash_config = FLASH_ACR_ICE | FLASH_ACR_DCE |
  FLASH_ACR_LATENCY_3WS,
  .apb1_frequency = 30000000,
  .apb2_frequency = 60000000,
};

static const clock_scale_t hse_10mhz_3v3_84 = {
  .pllm = 10,
  .plln = 336,
  .pllp = 4,
  .pllq = 7,
  .hpre = RCC_CFGR_HPRE_DIV_NONE,
  .ppre1 = RCC_CFGR_PPRE_DIV_2,
  .ppre2 = RCC_CFGR_PPRE_DIV_NONE,
  .flash_config = FLASH_ACR_ICE | FLASH_ACR_DCE |
  FLASH_ACR_LATENCY_2WS,
  .apb1_frequency = 42000000,
  .apb2_frequency = 84000000,
};


static const clock_scale_t hse_10mhz_3v3_48 = {
  .pllm = 10,
  .plln = 96,
  .pllp = 2,
  .pllq = 2,
  .hpre = RCC_CFGR_HPRE_DIV_NONE,
  .ppre1 = RCC_CFGR_PPRE_DIV_4,
  .ppre2 = RCC_CFGR_PPRE_DIV_2,
  .power_save = 1,
  .flash_config = FLASH_ACR_ICE | FLASH_ACR_DCE |
  FLASH_ACR_LATENCY_3WS,
  .apb1_frequency = 12000000,
  .apb2_frequency = 24000000,
};

static const clock_scale_t hse_10mhz_3v3_10 = {
  /* 10 */
  .pllm = 10,
  .plln = 336,
  .pllp = 2,
  .pllq = 7,
  .hpre = RCC_CFGR_HPRE_DIV_NONE,
  .ppre1 = RCC_CFGR_PPRE_DIV_NONE,
  .ppre2 = RCC_CFGR_PPRE_DIV_NONE,
  .flash_config = FLASH_ACR_ICE | FLASH_ACR_DCE | FLASH_ACR_LATENCY_0WS,
  //  .ahb_frequency  = 10000000,
  .apb1_frequency = 10000000,
  .apb2_frequency = 10000000,
};

#endif

static void ptp_clock_start (void)
{
  /* Get the PTP clock running early */
  ETH_PTPTSCR |= ETH_PTPTSCR_TSE;
  ETH_PTPSSIR = 1;

  ETH_PTPTSCR &= ~ETH_PTPTSCR_TSFCU;
  ETH_PTPTSCR &= ~ETH_PTPTSCR_TSSSR;

  ETH_PTPTSHUR = 0;
  ETH_PTPTSLUR = 0;

  ETH_PTPTSCR |= ETH_PTPTSCR_TSSTI;
}


static void clock_setup (void)
{
  static uint32_t fail;
  /*
   * Caution, The PLL is somewhat rubbish, and causes all sorts of misery
   * so sysclk isn't really a reference, if we use it, however not using it
   * means sysclk is 10MHz which is too slow to do ntp and ptp, instead
   * we route HSE out through MCO1 (as it's not necessarily LVTTL at the
   * input) and connect that to TIM1_ETR
   *
   */

  /*Get us up and running on the 16MHz RC clock */
  rcc_osc_on (HSI);
  rcc_wait_for_osc_ready (HSI);

  /* Select HSI as SYSCLK source. */
  rcc_set_sysclk_source (RCC_CFGR_SW_HSI);


  /* confiure HSE as input not oscillator */
  rcc_osc_bypass_enable (HSE);
  rcc_osc_on (HSE);

  while ((RCC_CR & RCC_CR_HSERDY) == 0) {
    if (fail++ == 4000000)  {
      /*No external clock, try seeing if we have a crystal */
      rcc_osc_off (HSE);
      rcc_osc_bypass_disable (HSE);
      rcc_osc_on (HSE);
    }
  }

  /* turn off SSC */
  RCC_SSCGR = 0;

  /* Route HSE out through MCO1 (PA8) which we connect to TIM1_ETR (PE7)*/

  RCC_CFGR &= ~ (RCC_CFGR_MCO1_PLL << RCC_CFGR_MCO1_SHIFT);
  RCC_CFGR |= RCC_CFGR_MCO1_HSE << RCC_CFGR_MCO1_SHIFT;

  RCC_CFGR &= ~ (RCC_CFGR_MCOPRE_DIV_5 << RCC_CFGR_MCO1PRE_SHIFT);
  RCC_CFGR |= RCC_CFGR_MCOPRE_DIV_NONE << RCC_CFGR_MCO1PRE_SHIFT;

  rcc_clock_setup_hse_3v3 (&hse_10mhz_3v3_168);
  /* rcc_clock_setup_hse_3v3_no_pll (&hse_10mhz_3v3_10); */


}
#define REFCLK_OUT (GPIO8)
#define REFCLK_OUT_PORT GPIOA


static void timer_setup (void)
{
  MAP_INPUT (REFCLK_OUT);
  MAP_AF (REFCLK_OUT, GPIO_AF0);

#if 0
  /*Old scheme 10MHz -> TIM1 ETR -> TIM2 */

#define REFCLK_IN (GPIO7)
#define REFCLK_IN_PORT GPIOE

  MAP_INPUT (REFCLK_IN);
  MAP_AF (REFCLK_IN, GPIO_AF1);



  /*
   * so TIM1 which I wired the 10MHz in to turns out to be only 16 bit
   * so it's a chocolate teapot for this application
   *
   * after much faffing what works is the following, configure
   * the TIM1_ETR to synchronously reset TIM1
   * connect the TIM1_RESET line to the TIM1_TRGO line
   * use TIM1_TRGO as TIM2_TRGI, and set TIM2 to upcount
   * on each rising edge of TRGI
   *
   * there's a promising tim2 ETRF input on one of the unused jtag pins
   * but that requires going up a ladder...
   *
   */


  timer_reset (TIM1);
  timer_set_mode (TIM1, TIM_CR1_CKD_CK_INT, TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP); /* meh */
  timer_slave_set_filter (TIM1, TIM_SMCR_ETF_OFF); /* No filter */
  timer_slave_set_prescaler (TIM1, TIM_SMCR_ETPS_OFF); /* no prescaler */
  timer_slave_set_trigger (TIM1, TIM_SMCR_TS_ETRF); /* Trigger from ETR input */
  timer_slave_set_mode (TIM1, TIM_SMCR_SMS_RM); /* trigger resets timer */
  timer_set_master_mode (TIM1, TIM_CR2_MMS_RESET); /* output reset on TRGO */
  timer_enable_counter (TIM1); /* go */

  timer_reset (TIM2);
  timer_set_mode (TIM2, TIM_CR1_CKD_CK_INT, TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP); /* count up with clock*/
  timer_slave_set_filter (TIM2, TIM_SMCR_ETF_OFF); /*no filter*/
  timer_slave_set_prescaler (TIM2, TIM_SMCR_ETPS_OFF); /*no prescaler */
  timer_slave_set_polarity (TIM2, TIM_ET_RISING); /*rising edge */
  timer_slave_set_mode (TIM2, TIM_SMCR_SMS_ECM1); /*external clock mode 1*/
  timer_slave_set_trigger (TIM2, TIM_SMCR_TS_ITR0); /*clock from timer 1*/
  timer_enable_counter (TIM2);
#else
  /* New Scheme 10MHz -> TIM2_ETR */

#define REFCLK_IN (GPIO15)
#define REFCLK_IN_PORT GPIOA

  MAP_INPUT (REFCLK_IN);
  MAP_AF (REFCLK_IN, GPIO_AF1);


  timer_reset (TIM2);
  timer_set_mode (TIM2, TIM_CR1_CKD_CK_INT, TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP); /* count up with clock*/
  timer_slave_set_filter (TIM2, TIM_SMCR_ETF_OFF); /*no filter*/
  timer_slave_set_prescaler (TIM2, TIM_SMCR_ETPS_OFF); /*no prescaler */
  timer_slave_set_polarity (TIM2, TIM_ET_RISING); /*rising edge */
  timer_slave_set_mode (TIM2, TIM_SMCR_SMS_ECM1); /*external clock mode 1*/
  timer_slave_set_trigger (TIM2, TIM_SMCR_TS_ETRF); /*Trigger from ETRF input */
  timer_enable_counter (TIM2);
#endif



}

static void
board_setup (void)
{
  clock_setup();

  rcc_periph_clock_enable (RCC_SYSCFG);
  rcc_periph_clock_enable (RCC_GPIOA);
  rcc_periph_clock_enable (RCC_GPIOB);
  rcc_periph_clock_enable (RCC_GPIOC);
  rcc_periph_clock_enable (RCC_GPIOD);
  rcc_periph_clock_enable (RCC_GPIOE);
  rcc_periph_clock_enable (RCC_GPIOF);
  rcc_periph_clock_enable (RCC_GPIOG);
  rcc_periph_clock_enable (RCC_USART1);
  rcc_periph_clock_enable (RCC_USART2);
  rcc_periph_clock_enable (RCC_ETHMAC);
  rcc_periph_clock_enable (RCC_ETHMACTX);
  rcc_periph_clock_enable (RCC_ETHMACRX);
  rcc_periph_clock_enable (RCC_ETHMACPTP);
  rcc_periph_clock_enable (RCC_TIM1);
  rcc_periph_clock_enable (RCC_TIM2);
  rcc_periph_clock_enable (RCC_OTGFS);

  nvic_set_priority (NVIC_EXTI9_5_IRQ, 0x00);
  nvic_set_priority (NVIC_EXTI3_IRQ, 0x10);
  nvic_set_priority (NVIC_EXTI4_IRQ, 0x20);
  nvic_set_priority (NVIC_USART1_IRQ, 0x30);
  nvic_set_priority (NVIC_USART2_IRQ, 0x30);
  nvic_set_priority (NVIC_ETH_IRQ, 0x40);
  nvic_set_priority (NVIC_SYSTICK_IRQ, 0x50);
  nvic_set_priority (NVIC_OTG_FS_IRQ, 0x60);


  //  nvic_enable_irq (NVIC_EXTI15_10_IRQ);
}



static void
system_init (void)
{
  cdcacm_rings_init();
  usart_rings_init();

  board_setup();

  timer_setup();

  led_init();

  ticker_init();

  usart_init();

  usb_init();

  msf_init();
  dcf77_init();


  steth_calculate_mac();
  printf ("LWIP\r\n");
  start_lwip();
  printf ("STETH\r\n");


  steth_init();

  ptp_clock_start();

  max7219_init (1);
  max7219_dispatch();

  gps_init();
  ntp_init();

  adc_init();



}

int
main (void)
{


  system_init();

  printf ("Boot\r\n");

#if 0

  while (1) {
    uint32_t now = HW_CLOCK_REG;
    uint64_t abs =  ref_extend (now);
    EPOCH e = ref_decompose (abs);
    time_print_epoch ("TEST: ", e);
    delay_ms (100);
  }

#endif



  while (1) {
#if 0
    {
      uint32_t now = HW_CLOCK_REG;
      uint64_t abs =  ref_extend (now);
      EPOCH e = ref_decompose (abs);
      time_print_epoch ("TEST: ", e);
      delay_ms (100);
    }


    abs_meh();
#endif

    msf_dispatch();
    dcf77_dispatch();
    gps_dispatch();
    sysclk_dispatch();
    cmd_dispatch();
    dispatch_lwip();

    max7219_dispatch();
    adc_dispatch();

    pll_check();


  }

  return 0;
}