aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/patches-3.18/0062-mt7621-add-ECHI-OCHI-XCHI-support.patch
blob: fb9b9f3e88110d49e6b9c5f0bc6865f7fdfa1435 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
--- a/drivers/usb/core/hcd-pci.c
+++ b/drivers/usb/core/hcd-pci.c
@@ -214,8 +214,13 @@ int usb_hcd_pci_probe(struct pci_dev *de
 		goto disable_pci;
 	}
 
+
+#ifdef CONFIG_USB_MT7621_XHCI_PLATFORM
+	hcd->amd_resume_bug = 0;
+#else
 	hcd->amd_resume_bug = (usb_hcd_amd_remote_wakeup_quirk(dev) &&
 			driver->flags & (HCD_USB11 | HCD_USB3)) ? 1 : 0;
+#endif
 
 	if (driver->flags & HCD_MEMORY) {
 		/* EHCI, OHCI */
--- a/drivers/usb/core/hub.c
+++ b/drivers/usb/core/hub.c
@@ -1286,7 +1286,7 @@ static void hub_quiesce(struct usb_hub *
 	if (type != HUB_SUSPEND) {
 		/* Disconnect all the children */
 		for (i = 0; i < hdev->maxchild; ++i) {
-			if (hub->ports[i]->child)
+			if (hub->ports[i] && hub->ports[i]->child)
 				usb_disconnect(&hub->ports[i]->child);
 		}
 	}
--- a/drivers/usb/core/port.c
+++ b/drivers/usb/core/port.c
@@ -480,8 +480,10 @@ void usb_hub_remove_port_device(struct u
 	struct usb_port *port_dev = hub->ports[port1 - 1];
 	struct usb_port *peer;
 
-	peer = port_dev->peer;
-	if (peer)
-		unlink_peers(port_dev, peer);
-	device_unregister(&port_dev->dev);
+	if(port_dev) {
+		peer = port_dev->peer;
+		if (peer)
+			unlink_peers(port_dev, peer);
+		device_unregister(&port_dev->dev);
+	}
 }
--- a/drivers/usb/host/Kconfig
+++ b/drivers/usb/host/Kconfig
@@ -32,7 +32,13 @@ config USB_XHCI_PCI
        default y
 
 config USB_XHCI_PLATFORM
-	tristate
+	tristate "xHCI platform"
+
+config USB_MT7621_XHCI_PLATFORM
+	bool "MTK MT7621 xHCI"
+	depends on USB_XHCI_PLATFORM
+	depends on SOC_MT7621
+	select USB_PHY
 
 config USB_XHCI_MVEBU
 	tristate "xHCI support for Marvell Armada 375/38x"
@@ -589,7 +595,7 @@ endif # USB_OHCI_HCD
 
 config USB_UHCI_HCD
 	tristate "UHCI HCD (most Intel and VIA) support"
-	depends on PCI || USB_UHCI_SUPPORT_NON_PCI_HC
+	depends on BROKEN && (PCI || USB_UHCI_SUPPORT_NON_PCI_HC)
 	---help---
 	  The Universal Host Controller Interface is a standard by Intel for
 	  accessing the USB hardware in the PC (which is also called the USB
--- a/drivers/usb/host/Makefile
+++ b/drivers/usb/host/Makefile
@@ -16,7 +16,12 @@ xhci-hcd-y := xhci.o xhci-mem.o
 xhci-hcd-y += xhci-ring.o xhci-hub.o xhci-dbg.o
 xhci-hcd-y += xhci-trace.o
 
+ifdef CONFIG_USB_MT7621_XHCI_PLATFORM
+xhci-hcd-y += mtk-phy.o xhci-mtk-scheduler.o xhci-mtk-power.o xhci-mtk.o mtk-phy-7621.o mtk-phy-ahb.o
+endif
+
 xhci-plat-hcd-y := xhci-plat.o
+
 ifneq ($(CONFIG_USB_XHCI_MVEBU), )
 	xhci-plat-hcd-y		+= xhci-mvebu.o
 endif
@@ -26,9 +31,14 @@ endif
 
 obj-$(CONFIG_USB_WHCI_HCD)	+= whci/
 
+ifndef CONFIG_USB_MT7621_XHCI_PLATFORM
 obj-$(CONFIG_PCI)		+= pci-quirks.o
+endif
 
+ifndef CONFIG_USB_MT7621_XHCI_PLATFORM
 obj-$(CONFIG_USB_XHCI_PCI)	+= xhci-pci.o
+endif
+
 obj-$(CONFIG_USB_XHCI_PLATFORM) += xhci-plat-hcd.o
 
 obj-$(CONFIG_USB_EHCI_HCD)	+= ehci-hcd.o
--- /dev/null
+++ b/drivers/usb/host/mtk-phy-7621.c
@@ -0,0 +1,445 @@
+#include "mtk-phy.h"
+
+#ifdef CONFIG_PROJECT_7621
+#include "mtk-phy-7621.h"
+
+//not used on SoC
+PHY_INT32 phy_init(struct u3phy_info *info){	
+	return PHY_TRUE;
+}
+
+//not used on SoC
+PHY_INT32 phy_change_pipe_phase(struct u3phy_info *info, PHY_INT32 phy_drv, PHY_INT32 pipe_phase){
+	return PHY_TRUE;
+}
+
+//--------------------------------------------------------
+//    Function : fgEyeScanHelper_CheckPtInRegion()
+// Description : Check if the test point is in a rectangle region.
+//               If it is in the rectangle, also check if this point
+//               is on the multiple of deltaX and deltaY.
+//   Parameter : strucScanRegion * prEye - the region
+//               BYTE bX
+//               BYTE bY
+//      Return : BYTE - TRUE :  This point needs to be tested
+//                      FALSE:  This point will be omitted
+//        Note : First check within the rectangle.
+//               Secondly, use modulous to check if the point will be tested.
+//--------------------------------------------------------
+static PHY_INT8 fgEyeScanHelper_CheckPtInRegion(struct strucScanRegion * prEye, PHY_INT8 bX, PHY_INT8 bY)
+{
+  PHY_INT8 fgValid = true;
+
+
+  /// Be careful, the axis origin is on the TOP-LEFT corner.
+  /// Therefore the top-left point has the minimum X and Y
+  /// Botton-right point is the maximum X and Y
+  if ( (prEye->bX_tl <= bX) && (bX <= prEye->bX_br)
+    && (prEye->bY_tl <= bY) && (bY <= prEye->bX_br))
+  {
+    // With the region, now check whether or not the input test point is
+    // on the multiples of X and Y
+    // Do not have to worry about negative value, because we have already
+    // check the input bX, and bY is within the region.
+    if ( ((bX - prEye->bX_tl) % (prEye->bDeltaX))
+      || ((bY - prEye->bY_tl) % (prEye->bDeltaY)) )
+    {
+      // if the division will have remainder, that means
+      // the input test point is on the multiples of X and Y
+      fgValid = false;
+    }
+    else
+    {
+    }
+  }
+  else
+  {
+    
+    fgValid = false;
+  }
+  return fgValid;
+}
+
+//--------------------------------------------------------
+//    Function : EyeScanHelper_RunTest()
+// Description : Enable the test, and wait til it is completed
+//   Parameter : None
+//      Return : None
+//        Note : None
+//--------------------------------------------------------
+static void EyeScanHelper_RunTest(struct u3phy_info *info)
+{
+	DRV_UDELAY(100);
+	// Disable the test
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE_CNT_EN_OFST, RG_SSUSB_EQ_EYE_CNT_EN, 0);	//RG_SSUSB_RX_EYE_CNT_EN = 0
+	DRV_UDELAY(100);
+	// Run the test
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+  		, RG_SSUSB_EQ_EYE_CNT_EN_OFST, RG_SSUSB_EQ_EYE_CNT_EN, 1);	//RG_SSUSB_RX_EYE_CNT_EN = 1
+	DRV_UDELAY(100);
+	// Wait til it's done
+	//RGS_SSUSB_RX_EYE_CNT_RDY
+	while(!U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->phya_rx_mon5)
+  		, RGS_SSUSB_EQ_EYE_CNT_RDY_OFST, RGS_SSUSB_EQ_EYE_CNT_RDY));
+}
+
+//--------------------------------------------------------
+//    Function : fgEyeScanHelper_CalNextPoint()
+// Description : Calcualte the test point for the measurement
+//   Parameter : None
+//      Return : BOOL - TRUE :  the next point is within the
+//                              boundaryof HW limit
+//                      FALSE:  the next point is out of the HW limit
+//        Note : The next point is obtained by calculating
+//               from the bottom left of the region rectangle
+//               and then scanning up until it reaches the upper
+//               limit. At this time, the x will increment, and
+//               start scanning downwards until the y hits the
+//               zero.
+//--------------------------------------------------------
+static PHY_INT8 fgEyeScanHelper_CalNextPoint(void)
+{
+  if ( ((_bYcurr == MAX_Y) && (_eScanDir == SCAN_DN))
+    || ((_bYcurr == MIN_Y) && (_eScanDir == SCAN_UP))
+        )
+  {
+    /// Reaches the limit of Y axis
+    /// Increment X
+    _bXcurr++;
+    _fgXChged = true;
+    _eScanDir = (_eScanDir == SCAN_UP) ? SCAN_DN : SCAN_UP;
+
+    if (_bXcurr > MAX_X)
+    {
+      return false;
+    }
+  }
+  else
+  {
+    _bYcurr = (_eScanDir == SCAN_DN) ? _bYcurr + 1 : _bYcurr - 1;
+    _fgXChged = false;
+  }
+  return PHY_TRUE;
+}
+
+PHY_INT32 eyescan_init(struct u3phy_info *info){
+	//initial PHY setting
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phya_regs->rega)
+		, RG_SSUSB_CDR_EPEN_OFST, RG_SSUSB_CDR_EPEN, 1);	
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->phyd_mix3)
+		, RG_SSUSB_FORCE_CDR_PI_PWD_OFST, RG_SSUSB_FORCE_CDR_PI_PWD, 1);
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+		, RG_SSUSB_RX_PI_CAL_EN_SEL_OFST, RG_SSUSB_RX_PI_CAL_EN_SEL, 1);    //RG_SSUSB_RX_PI_CAL_MANUAL_SEL = 1
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+		, RG_SSUSB_RX_PI_CAL_EN_OFST, RG_SSUSB_RX_PI_CAL_EN, 1);        //RG_SSUSB_RX_PI_CAL_MANUAL_EN = 1
+	return PHY_TRUE;
+}
+
+PHY_INT32 phy_eyescan(struct u3phy_info *info, PHY_INT32 x_t1, PHY_INT32 y_t1, PHY_INT32 x_br, PHY_INT32 y_br, PHY_INT32 delta_x, PHY_INT32 delta_y
+		, PHY_INT32 eye_cnt, PHY_INT32 num_cnt, PHY_INT32 PI_cal_en, PHY_INT32 num_ignore_cnt){
+	PHY_INT32 cOfst = 0;
+	PHY_UINT8 bIdxX = 0;
+	PHY_UINT8 bIdxY = 0;
+	//PHY_INT8 bCnt = 0;
+	PHY_UINT8 bIdxCycCnt = 0;
+	PHY_INT8 fgValid;
+	PHY_INT8 cX;
+	PHY_INT8 cY;
+	PHY_UINT8 bExtendCnt;
+	PHY_INT8 isContinue;
+	//PHY_INT8 isBreak;
+	PHY_UINT32 wErr0 = 0, wErr1 = 0;
+	//PHY_UINT32 temp;
+
+	PHY_UINT32 pwErrCnt0[CYCLE_COUNT_MAX][ERRCNT_MAX][ERRCNT_MAX];
+	PHY_UINT32 pwErrCnt1[CYCLE_COUNT_MAX][ERRCNT_MAX][ERRCNT_MAX];
+
+	_rEye1.bX_tl = x_t1;
+	_rEye1.bY_tl = y_t1;
+	_rEye1.bX_br = x_br;
+	_rEye1.bY_br = y_br;
+	_rEye1.bDeltaX = delta_x;
+	_rEye1.bDeltaY = delta_y;
+
+	_rEye2.bX_tl = x_t1;
+	_rEye2.bY_tl = y_t1;
+	_rEye2.bX_br = x_br;
+	_rEye2.bY_br = y_br;
+	_rEye2.bDeltaX = delta_x;
+	_rEye2.bDeltaY = delta_y;
+
+	_rTestCycle.wEyeCnt = eye_cnt;
+	_rTestCycle.bNumOfEyeCnt = num_cnt;
+	_rTestCycle.bNumOfIgnoreCnt = num_ignore_cnt;
+	_rTestCycle.bPICalEn = PI_cal_en;	
+
+	_bXcurr = 0;
+	_bYcurr = 0;
+	_eScanDir = SCAN_DN;
+	_fgXChged = false;
+
+	printk("x_t1: %x, y_t1: %x, x_br: %x, y_br: %x, delta_x: %x, delta_y: %x, \
+		eye_cnt: %x, num_cnt: %x, PI_cal_en: %x, num_ignore_cnt: %x\n", \
+		x_t1, y_t1, x_br, y_br, delta_x, delta_y, eye_cnt, num_cnt, PI_cal_en, num_ignore_cnt);		
+
+	//force SIGDET to OFF
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+		, RG_SSUSB_RX_SIGDET_EN_SEL_OFST, RG_SSUSB_RX_SIGDET_EN_SEL, 1);						//RG_SSUSB_RX_SIGDET_SEL = 1
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+		, RG_SSUSB_RX_SIGDET_EN_OFST, RG_SSUSB_RX_SIGDET_EN, 0);						//RG_SSUSB_RX_SIGDET_EN = 0
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye1)
+		, RG_SSUSB_EQ_SIGDET_OFST, RG_SSUSB_EQ_SIGDET, 0);				//RG_SSUSB_RX_SIGDET = 0
+
+	// RX_TRI_DET_EN to Disable
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq3)
+		, RG_SSUSB_EQ_TRI_DET_EN_OFST, RG_SSUSB_EQ_TRI_DET_EN, 0);		//RG_SSUSB_RX_TRI_DET_EN = 0
+
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE_MON_EN_OFST, RG_SSUSB_EQ_EYE_MON_EN, 1);		//RG_SSUSB_EYE_MON_EN = 1
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET, 0);		//RG_SSUSB_RX_EYE_XOFFSET = 0
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y, 0);				//RG_SSUSB_RX_EYE0_Y = 0
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE1_Y_OFST, RG_SSUSB_EQ_EYE1_Y, 0);				//RG_SSUSB_RX_EYE1_Y = 0
+
+
+	if (PI_cal_en){
+		// PI Calibration
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+			, RG_SSUSB_RX_PI_CAL_EN_SEL_OFST, RG_SSUSB_RX_PI_CAL_EN_SEL, 1);	//RG_SSUSB_RX_PI_CAL_MANUAL_SEL = 1
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+			, RG_SSUSB_RX_PI_CAL_EN_OFST, RG_SSUSB_RX_PI_CAL_EN, 0);		//RG_SSUSB_RX_PI_CAL_MANUAL_EN = 0
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+			, RG_SSUSB_RX_PI_CAL_EN_OFST, RG_SSUSB_RX_PI_CAL_EN, 1);		//RG_SSUSB_RX_PI_CAL_MANUAL_EN = 1
+
+		DRV_UDELAY(20);
+
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_bank2_regs->b2_phyd_misc0)
+			, RG_SSUSB_RX_PI_CAL_EN_OFST, RG_SSUSB_RX_PI_CAL_EN, 0);		//RG_SSUSB_RX_PI_CAL_MANUAL_EN = 0
+		_bPIResult = U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->phya_rx_mon5)
+			, RGS_SSUSB_EQ_PILPO_OFST, RGS_SSUSB_EQ_PILPO);				//read RGS_SSUSB_RX_PILPO
+
+		printk(KERN_ERR "PI result: %d\n", _bPIResult);
+	}
+	// Read Initial DAC
+	// Set CYCLE
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye3)
+		,RG_SSUSB_EQ_EYE_CNT_OFST, RG_SSUSB_EQ_EYE_CNT, eye_cnt);			//RG_SSUSB_RX_EYE_CNT
+
+	// Eye Monitor Feature
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye1)
+		, RG_SSUSB_EQ_EYE_MASK_OFST, RG_SSUSB_EQ_EYE_MASK, 0x3ff);		//RG_SSUSB_RX_EYE_MASK = 0x3ff
+	U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+		, RG_SSUSB_EQ_EYE_MON_EN_OFST, RG_SSUSB_EQ_EYE_MON_EN, 1);		//RG_SSUSB_EYE_MON_EN = 1
+
+	// Move X,Y to the top-left corner
+	for (cOfst = 0; cOfst >= -64; cOfst--)
+	{
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			,RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET, cOfst);	//RG_SSUSB_RX_EYE_XOFFSET
+	}
+	for (cOfst = 0; cOfst < 64; cOfst++)
+	{
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y, cOfst);			//RG_SSUSB_RX_EYE0_Y
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE1_Y_OFST, RG_SSUSB_EQ_EYE1_Y, cOfst);			//RG_SSUSB_RX_EYE1_Y
+	}
+	//ClearErrorResult
+	for(bIdxCycCnt = 0; bIdxCycCnt < CYCLE_COUNT_MAX; bIdxCycCnt++){
+		for(bIdxX = 0; bIdxX < ERRCNT_MAX; bIdxX++)
+		{
+			for(bIdxY = 0; bIdxY < ERRCNT_MAX; bIdxY++){
+				pwErrCnt0[bIdxCycCnt][bIdxX][bIdxY] = 0;
+				pwErrCnt1[bIdxCycCnt][bIdxX][bIdxY] = 0;
+			}
+		}
+	}
+	isContinue = true;
+	while(isContinue){
+		//printk(KERN_ERR "_bXcurr: %d, _bYcurr: %d\n", _bXcurr, _bYcurr);
+		// The point is within the boundary, then let's check if it is within
+	    // the testing region.
+	    // The point is only test-able if one of the eye region
+	    // includes this point.
+	    fgValid = fgEyeScanHelper_CheckPtInRegion(&_rEye1, _bXcurr, _bYcurr)
+           || fgEyeScanHelper_CheckPtInRegion(&_rEye2, _bXcurr, _bYcurr);
+		// Translate bX and bY to 2's complement from where the origin was on the
+		// top left corner.
+		// 0x40 and 0x3F needs a bit of thinking!!!! >"<
+		cX = (_bXcurr ^ 0x40);
+		cY = (_bYcurr ^ 0x3F);
+
+		// Set X if necessary
+		if (_fgXChged == true)
+		{
+			U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+				, RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET, cX);		//RG_SSUSB_RX_EYE_XOFFSET
+		}
+		// Set Y
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y, cY);			//RG_SSUSB_RX_EYE0_Y
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE1_Y_OFST, RG_SSUSB_EQ_EYE1_Y, cY);			//RG_SSUSB_RX_EYE1_Y
+
+		/// Test this point!
+		if (fgValid){
+			for (bExtendCnt = 0; bExtendCnt < num_ignore_cnt; bExtendCnt++)
+			{
+				//run test
+				EyeScanHelper_RunTest(info);
+			}
+			for (bExtendCnt = 0; bExtendCnt < num_cnt; bExtendCnt++)
+			{
+				EyeScanHelper_RunTest(info);
+				wErr0 = U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->phya_rx_mon3)
+					, RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0_OFST, RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0);
+				wErr1 = U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->phya_rx_mon4)
+					, RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1_OFST, RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1);
+
+				pwErrCnt0[bExtendCnt][_bXcurr][_bYcurr] = wErr0;
+				pwErrCnt1[bExtendCnt][_bXcurr][_bYcurr] = wErr1;
+
+				//EyeScanHelper_GetResult(&_rRes.pwErrCnt0[bCnt], &_rRes.pwErrCnt1[bCnt]);
+//				printk(KERN_ERR "cnt[%d] cur_x,y [0x%x][0x%x], cX,cY [0x%x][0x%x], ErrCnt[%d][%d]\n"
+//					, bExtendCnt, _bXcurr, _bYcurr, cX, cY, pwErrCnt0[bExtendCnt][_bXcurr][_bYcurr], pwErrCnt1[bExtendCnt][_bXcurr][_bYcurr]);
+			}
+			//printk(KERN_ERR "cur_x,y [0x%x][0x%x], cX,cY [0x%x][0x%x], ErrCnt[%d][%d]\n", _bXcurr, _bYcurr, cX, cY, pwErrCnt0[0][_bXcurr][_bYcurr], pwErrCnt1[0][_bXcurr][_bYcurr]);
+		}
+		else{
+			
+		}
+		if (fgEyeScanHelper_CalNextPoint() == false){
+#if 0
+			printk(KERN_ERR "Xcurr [0x%x] Ycurr [0x%x]\n", _bXcurr, _bYcurr);
+		 	printk(KERN_ERR "XcurrREG [0x%x] YcurrREG [0x%x]\n", cX, cY);
+#endif
+			printk(KERN_ERR "end of eye scan\n");
+		  	isContinue = false;
+		}
+	}
+	printk(KERN_ERR "CurX [0x%x] CurY [0x%x]\n"
+		, U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0), RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET)
+		, U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0), RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y));
+
+	// Move X,Y to the top-left corner
+	for (cOfst = 63; cOfst >= 0; cOfst--)
+	{
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET, cOfst);	//RG_SSUSB_RX_EYE_XOFFSET
+	}
+	for (cOfst = 63; cOfst >= 0; cOfst--)
+	{
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y, cOfst);
+		U3PhyWriteField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0)
+			, RG_SSUSB_EQ_EYE1_Y_OFST, RG_SSUSB_EQ_EYE1_Y, cOfst);
+
+	}
+	printk(KERN_ERR "CurX [0x%x] CurY [0x%x]\n"
+		, U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0), RG_SSUSB_EQ_EYE_XOFFSET_OFST, RG_SSUSB_EQ_EYE_XOFFSET)
+		, U3PhyReadField32(((PHY_UINT32)&info->u3phyd_regs->eq_eye0), RG_SSUSB_EQ_EYE0_Y_OFST, RG_SSUSB_EQ_EYE0_Y));
+
+	printk(KERN_ERR "PI result: %d\n", _bPIResult);
+	printk(KERN_ERR "pwErrCnt0 addr: 0x%x\n", (PHY_UINT32)pwErrCnt0);
+	printk(KERN_ERR "pwErrCnt1 addr: 0x%x\n", (PHY_UINT32)pwErrCnt1);
+	
+	return PHY_TRUE;
+}
+
+//not used on SoC
+PHY_INT32 u2_save_cur_en(struct u3phy_info *info){
+	return PHY_TRUE;
+}
+
+//not used on SoC
+PHY_INT32 u2_save_cur_re(struct u3phy_info *info){
+	return PHY_TRUE;
+}
+
+PHY_INT32 u2_slew_rate_calibration(struct u3phy_info *info){
+	PHY_INT32 i=0;
+	//PHY_INT32 j=0;
+	//PHY_INT8 u1SrCalVal = 0;
+	//PHY_INT8 u1Reg_addr_HSTX_SRCAL_EN;
+	PHY_INT32 fgRet = 0;	
+	PHY_INT32 u4FmOut = 0;	
+	PHY_INT32 u4Tmp = 0;
+	//PHY_INT32 temp;
+
+	// => RG_USB20_HSTX_SRCAL_EN = 1
+	// enable HS TX SR calibration
+	U3PhyWriteField32(((PHY_UINT32)&info->u2phy_regs->u2phyacr0)
+		, RG_USB20_HSTX_SRCAL_EN_OFST, RG_USB20_HSTX_SRCAL_EN, 0x1);
+	DRV_MSLEEP(1);
+
+	// => RG_FRCK_EN = 1    
+	// Enable free run clock
+	U3PhyWriteField32(((PHY_UINT32)&info->sifslv_fm_regs->fmmonr1)
+		, RG_FRCK_EN_OFST, RG_FRCK_EN, 1);
+
+	// MT6290 HS signal quality patch
+	// => RG_CYCLECNT = 400
+	// Setting cyclecnt =400
+	U3PhyWriteField32(((PHY_UINT32)&info->sifslv_fm_regs->fmcr0)
+		, RG_CYCLECNT_OFST, RG_CYCLECNT, 0x400);
+
+	// => RG_FREQDET_EN = 1
+	// Enable frequency meter
+	U3PhyWriteField32(((PHY_UINT32)&info->sifslv_fm_regs->fmcr0)
+		, RG_FREQDET_EN_OFST, RG_FREQDET_EN, 0x1);
+
+	// wait for FM detection done, set 10ms timeout
+	for(i=0; i<10; i++){
+		// => u4FmOut = USB_FM_OUT
+		// read FM_OUT
+		u4FmOut = U3PhyReadReg32(((PHY_UINT32)&info->sifslv_fm_regs->fmmonr0));
+		printk("FM_OUT value: u4FmOut = %d(0x%08X)\n", u4FmOut, u4FmOut);
+
+		// check if FM detection done 
+		if (u4FmOut != 0)
+		{
+			fgRet = 0;
+			printk("FM detection done! loop = %d\n", i);
+			
+			break;
+		}
+
+		fgRet = 1;
+		DRV_MSLEEP(1);
+	}
+	// => RG_FREQDET_EN = 0
+	// disable frequency meter
+	U3PhyWriteField32(((PHY_UINT32)&info->sifslv_fm_regs->fmcr0)
+		, RG_FREQDET_EN_OFST, RG_FREQDET_EN, 0);
+
+	// => RG_FRCK_EN = 0
+	// disable free run clock
+	U3PhyWriteField32(((PHY_UINT32)&info->sifslv_fm_regs->fmmonr1)
+		, RG_FRCK_EN_OFST, RG_FRCK_EN, 0);
+
+	// => RG_USB20_HSTX_SRCAL_EN = 0
+	// disable HS TX SR calibration
+	U3PhyWriteField32(((PHY_UINT32)&info->u2phy_regs->u2phyacr0)
+		, RG_USB20_HSTX_SRCAL_EN_OFST, RG_USB20_HSTX_SRCAL_EN, 0);
+	DRV_MSLEEP(1);
+
+	if(u4FmOut == 0){
+		U3PhyWriteField32(((PHY_UINT32)&info->u2phy_regs->u2phyacr0)
+			, RG_USB20_HSTX_SRCTRL_OFST, RG_USB20_HSTX_SRCTRL, 0x4);
+		
+		fgRet = 1;
+	}
+	else{
+		// set reg = (1024/FM_OUT) * 25 * 0.028 (round to the nearest digits)
+		u4Tmp = (((1024 * 25 * U2_SR_COEF_7621) / u4FmOut) + 500) / 1000;
+		printk("SR calibration value u1SrCalVal = %d\n", (PHY_UINT8)u4Tmp);
+		U3PhyWriteField32(((PHY_UINT32)&info->u2phy_regs->u2phyacr0)
+			, RG_USB20_HSTX_SRCTRL_OFST, RG_USB20_HSTX_SRCTRL, u4Tmp);
+	}
+	return fgRet;
+}
+
+#endif
--- /dev/null
+++ b/drivers/usb/host/mtk-phy-7621.h
@@ -0,0 +1,2871 @@
+#ifdef CONFIG_PROJECT_7621
+#ifndef __MTK_PHY_7621_H
+#define __MTK_PHY_7621_H
+
+#define U2_SR_COEF_7621 28
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct u2phy_reg {
+	//0x0
+	PHY_LE32 u2phyac0;
+	PHY_LE32 u2phyac1;
+	PHY_LE32 u2phyac2;
+	PHY_LE32 reserve0;
+	//0x10
+	PHY_LE32 u2phyacr0;
+	PHY_LE32 u2phyacr1;
+	PHY_LE32 u2phyacr2;
+	PHY_LE32 u2phyacr3;
+	//0x20
+	PHY_LE32 u2phyacr4;
+	PHY_LE32 u2phyamon0;
+	PHY_LE32 reserve1[2];
+	//0x30~0x50
+	PHY_LE32 reserve2[12];
+	//0x60
+	PHY_LE32 u2phydcr0;
+	PHY_LE32 u2phydcr1;
+	PHY_LE32 u2phydtm0;
+	PHY_LE32 u2phydtm1;
+	//0x70
+	PHY_LE32 u2phydmon0;
+	PHY_LE32 u2phydmon1;
+	PHY_LE32 u2phydmon2;
+	PHY_LE32 u2phydmon3;
+	//0x80
+	PHY_LE32 u2phybc12c;
+	PHY_LE32 u2phybc12c1;
+	PHY_LE32 reserve3[2];
+	//0x90~0xe0
+	PHY_LE32 reserve4[24];
+	//0xf0
+	PHY_LE32 reserve6[3];
+	PHY_LE32 regfcom;
+};
+
+//U3D_U2PHYAC0
+#define RG_USB20_USBPLL_DIVEN                     (0x7<<28) //30:28
+#define RG_USB20_USBPLL_CKCTRL                    (0x3<<26) //27:26
+#define RG_USB20_USBPLL_PREDIV                    (0x3<<24) //25:24
+#define RG_USB20_USBPLL_FORCE_ON                  (0x1<<23) //23:23
+#define RG_USB20_USBPLL_FBDIV                     (0x7f<<16) //22:16
+#define RG_USB20_REF_EN                           (0x1<<15) //15:15
+#define RG_USB20_INTR_EN                          (0x1<<14) //14:14
+#define RG_USB20_BG_TRIM                          (0xf<<8) //11:8
+#define RG_USB20_BG_RBSEL                         (0x3<<6) //7:6
+#define RG_USB20_BG_RASEL                         (0x3<<4) //5:4
+#define RG_USB20_BGR_DIV                          (0x3<<2) //3:2
+#define RG_SIFSLV_CHP_EN                          (0x1<<1) //1:1
+#define RG_SIFSLV_BGR_EN                          (0x1<<0) //0:0
+
+//U3D_U2PHYAC1
+#define RG_USB20_VRT_VREF_SEL                     (0x7<<28) //30:28
+#define RG_USB20_TERM_VREF_SEL                    (0x7<<24) //26:24
+#define RG_USB20_MPX_SEL                          (0xff<<16) //23:16
+#define RG_USB20_MPX_OUT_SEL                      (0x3<<12) //13:12
+#define RG_USB20_TX_PH_ROT_SEL                    (0x7<<8) //10:8
+#define RG_USB20_USBPLL_ACCEN                     (0x1<<3) //3:3
+#define RG_USB20_USBPLL_LF                        (0x1<<2) //2:2
+#define RG_USB20_USBPLL_BR                        (0x1<<1) //1:1
+#define RG_USB20_USBPLL_BP                        (0x1<<0) //0:0
+
+//U3D_U2PHYAC2
+#define RG_SIFSLV_MAC_BANDGAP_EN                  (0x1<<17) //17:17
+#define RG_SIFSLV_MAC_CHOPPER_EN                  (0x1<<16) //16:16
+#define RG_USB20_CLKREF_REV                       (0xff<<0) //7:0
+
+//U3D_U2PHYACR0
+#define RG_USB20_ICUSB_EN                         (0x1<<24) //24:24
+#define RG_USB20_HSTX_SRCAL_EN                    (0x1<<23) //23:23
+#define RG_USB20_HSTX_SRCTRL                      (0x7<<16) //18:16
+#define RG_USB20_LS_CR                            (0x7<<12) //14:12
+#define RG_USB20_FS_CR                            (0x7<<8) //10:8
+#define RG_USB20_LS_SR                            (0x7<<4) //6:4
+#define RG_USB20_FS_SR                            (0x7<<0) //2:0
+
+//U3D_U2PHYACR1
+#define RG_USB20_INIT_SQ_EN_DG                    (0x3<<28) //29:28
+#define RG_USB20_SQD                              (0x3<<24) //25:24
+#define RG_USB20_HSTX_TMODE_SEL                   (0x3<<20) //21:20
+#define RG_USB20_HSTX_TMODE_EN                    (0x1<<19) //19:19
+#define RG_USB20_PHYD_MONEN                       (0x1<<18) //18:18
+#define RG_USB20_INLPBK_EN                        (0x1<<17) //17:17
+#define RG_USB20_CHIRP_EN                         (0x1<<16) //16:16
+#define RG_USB20_DM_ABIST_SOURCE_EN               (0x1<<15) //15:15
+#define RG_USB20_DM_ABIST_SELE                    (0xf<<8) //11:8
+#define RG_USB20_DP_ABIST_SOURCE_EN               (0x1<<7) //7:7
+#define RG_USB20_DP_ABIST_SELE                    (0xf<<0) //3:0
+
+//U3D_U2PHYACR2
+#define RG_USB20_OTG_ABIST_SELE                   (0x7<<29) //31:29
+#define RG_USB20_OTG_ABIST_EN                     (0x1<<28) //28:28
+#define RG_USB20_OTG_VBUSCMP_EN                   (0x1<<27) //27:27
+#define RG_USB20_OTG_VBUSTH                       (0x7<<24) //26:24
+#define RG_USB20_DISC_FIT_EN                      (0x1<<22) //22:22
+#define RG_USB20_DISCD                            (0x3<<20) //21:20
+#define RG_USB20_DISCTH                           (0xf<<16) //19:16
+#define RG_USB20_SQCAL_EN                         (0x1<<15) //15:15
+#define RG_USB20_SQCAL                            (0xf<<8) //11:8
+#define RG_USB20_SQTH                             (0xf<<0) //3:0
+
+//U3D_U2PHYACR3
+#define RG_USB20_HSTX_DBIST                       (0xf<<28) //31:28
+#define RG_USB20_HSTX_BIST_EN                     (0x1<<26) //26:26
+#define RG_USB20_HSTX_I_EN_MODE                   (0x3<<24) //25:24
+#define RG_USB20_HSRX_TMODE_EN                    (0x1<<23) //23:23
+#define RG_USB20_HSRX_BIAS_EN_SEL                 (0x3<<20) //21:20
+#define RG_USB20_USB11_TMODE_EN                   (0x1<<19) //19:19
+#define RG_USB20_TMODE_FS_LS_TX_EN                (0x1<<18) //18:18
+#define RG_USB20_TMODE_FS_LS_RCV_EN               (0x1<<17) //17:17
+#define RG_USB20_TMODE_FS_LS_MODE                 (0x1<<16) //16:16
+#define RG_USB20_HS_TERM_EN_MODE                  (0x3<<13) //14:13
+#define RG_USB20_PUPD_BIST_EN                     (0x1<<12) //12:12
+#define RG_USB20_EN_PU_DM                         (0x1<<11) //11:11
+#define RG_USB20_EN_PD_DM                         (0x1<<10) //10:10
+#define RG_USB20_EN_PU_DP                         (0x1<<9) //9:9
+#define RG_USB20_EN_PD_DP                         (0x1<<8) //8:8
+#define RG_USB20_PHY_REV                          (0xff<<0) //7:0
+
+//U3D_U2PHYACR4
+#define RG_USB20_DP_100K_MODE                     (0x1<<18) //18:18
+#define RG_USB20_DM_100K_EN                       (0x1<<17) //17:17
+#define USB20_DP_100K_EN                          (0x1<<16) //16:16
+#define USB20_GPIO_DM_I                           (0x1<<15) //15:15
+#define USB20_GPIO_DP_I                           (0x1<<14) //14:14
+#define USB20_GPIO_DM_OE                          (0x1<<13) //13:13
+#define USB20_GPIO_DP_OE                          (0x1<<12) //12:12
+#define RG_USB20_GPIO_CTL                         (0x1<<9) //9:9
+#define USB20_GPIO_MODE                           (0x1<<8) //8:8
+#define RG_USB20_TX_BIAS_EN                       (0x1<<5) //5:5
+#define RG_USB20_TX_VCMPDN_EN                     (0x1<<4) //4:4
+#define RG_USB20_HS_SQ_EN_MODE                    (0x3<<2) //3:2
+#define RG_USB20_HS_RCV_EN_MODE                   (0x3<<0) //1:0
+
+//U3D_U2PHYAMON0
+#define RGO_USB20_GPIO_DM_O                       (0x1<<1) //1:1
+#define RGO_USB20_GPIO_DP_O                       (0x1<<0) //0:0
+
+//U3D_U2PHYDCR0
+#define RG_USB20_CDR_TST                          (0x3<<30) //31:30
+#define RG_USB20_GATED_ENB                        (0x1<<29) //29:29
+#define RG_USB20_TESTMODE                         (0x3<<26) //27:26
+#define RG_USB20_PLL_STABLE                       (0x1<<25) //25:25
+#define RG_USB20_PLL_FORCE_ON                     (0x1<<24) //24:24
+#define RG_USB20_PHYD_RESERVE                     (0xffff<<8) //23:8
+#define RG_USB20_EBTHRLD                          (0x1<<7) //7:7
+#define RG_USB20_EARLY_HSTX_I                     (0x1<<6) //6:6
+#define RG_USB20_TX_TST                           (0x1<<5) //5:5
+#define RG_USB20_NEGEDGE_ENB                      (0x1<<4) //4:4
+#define RG_USB20_CDR_FILT                         (0xf<<0) //3:0
+
+//U3D_U2PHYDCR1
+#define RG_USB20_PROBE_SEL                        (0xff<<24) //31:24
+#define RG_USB20_DRVVBUS                          (0x1<<23) //23:23
+#define RG_DEBUG_EN                               (0x1<<22) //22:22
+#define RG_USB20_OTG_PROBE                        (0x3<<20) //21:20
+#define RG_USB20_SW_PLLMODE                       (0x3<<18) //19:18
+#define RG_USB20_BERTH                            (0x3<<16) //17:16
+#define RG_USB20_LBMODE                           (0x3<<13) //14:13
+#define RG_USB20_FORCE_TAP                        (0x1<<12) //12:12
+#define RG_USB20_TAPSEL                           (0xfff<<0) //11:0
+
+//U3D_U2PHYDTM0
+#define RG_UART_MODE                              (0x3<<30) //31:30
+#define FORCE_UART_I                              (0x1<<29) //29:29
+#define FORCE_UART_BIAS_EN                        (0x1<<28) //28:28
+#define FORCE_UART_TX_OE                          (0x1<<27) //27:27
+#define FORCE_UART_EN                             (0x1<<26) //26:26
+#define FORCE_USB_CLKEN                           (0x1<<25) //25:25
+#define FORCE_DRVVBUS                             (0x1<<24) //24:24
+#define FORCE_DATAIN                              (0x1<<23) //23:23
+#define FORCE_TXVALID                             (0x1<<22) //22:22
+#define FORCE_DM_PULLDOWN                         (0x1<<21) //21:21
+#define FORCE_DP_PULLDOWN                         (0x1<<20) //20:20
+#define FORCE_XCVRSEL                             (0x1<<19) //19:19
+#define FORCE_SUSPENDM                            (0x1<<18) //18:18
+#define FORCE_TERMSEL                             (0x1<<17) //17:17
+#define FORCE_OPMODE                              (0x1<<16) //16:16
+#define UTMI_MUXSEL                               (0x1<<15) //15:15
+#define RG_RESET                                  (0x1<<14) //14:14
+#define RG_DATAIN                                 (0xf<<10) //13:10
+#define RG_TXVALIDH                               (0x1<<9) //9:9
+#define RG_TXVALID                                (0x1<<8) //8:8
+#define RG_DMPULLDOWN                             (0x1<<7) //7:7
+#define RG_DPPULLDOWN                             (0x1<<6) //6:6
+#define RG_XCVRSEL                                (0x3<<4) //5:4
+#define RG_SUSPENDM                               (0x1<<3) //3:3
+#define RG_TERMSEL                                (0x1<<2) //2:2
+#define RG_OPMODE                                 (0x3<<0) //1:0
+
+//U3D_U2PHYDTM1
+#define RG_USB20_PRBS7_EN                         (0x1<<31) //31:31
+#define RG_USB20_PRBS7_BITCNT                     (0x3f<<24) //29:24
+#define RG_USB20_CLK48M_EN                        (0x1<<23) //23:23
+#define RG_USB20_CLK60M_EN                        (0x1<<22) //22:22
+#define RG_UART_I                                 (0x1<<19) //19:19
+#define RG_UART_BIAS_EN                           (0x1<<18) //18:18
+#define RG_UART_TX_OE                             (0x1<<17) //17:17
+#define RG_UART_EN                                (0x1<<16) //16:16
+#define FORCE_VBUSVALID                           (0x1<<13) //13:13
+#define FORCE_SESSEND                             (0x1<<12) //12:12
+#define FORCE_BVALID                              (0x1<<11) //11:11
+#define FORCE_AVALID                              (0x1<<10) //10:10
+#define FORCE_IDDIG                               (0x1<<9) //9:9
+#define FORCE_IDPULLUP                            (0x1<<8) //8:8
+#define RG_VBUSVALID                              (0x1<<5) //5:5
+#define RG_SESSEND                                (0x1<<4) //4:4
+#define RG_BVALID                                 (0x1<<3) //3:3
+#define RG_AVALID                                 (0x1<<2) //2:2
+#define RG_IDDIG                                  (0x1<<1) //1:1
+#define RG_IDPULLUP                               (0x1<<0) //0:0
+
+//U3D_U2PHYDMON0
+#define RG_USB20_PRBS7_BERTH                      (0xff<<0) //7:0
+
+//U3D_U2PHYDMON1
+#define USB20_UART_O                              (0x1<<31) //31:31
+#define RGO_USB20_LB_PASS                         (0x1<<30) //30:30
+#define RGO_USB20_LB_DONE                         (0x1<<29) //29:29
+#define AD_USB20_BVALID                           (0x1<<28) //28:28
+#define USB20_IDDIG                               (0x1<<27) //27:27
+#define AD_USB20_VBUSVALID                        (0x1<<26) //26:26
+#define AD_USB20_SESSEND                          (0x1<<25) //25:25
+#define AD_USB20_AVALID                           (0x1<<24) //24:24
+#define USB20_LINE_STATE                          (0x3<<22) //23:22
+#define USB20_HST_DISCON                          (0x1<<21) //21:21
+#define USB20_TX_READY                            (0x1<<20) //20:20
+#define USB20_RX_ERROR                            (0x1<<19) //19:19
+#define USB20_RX_ACTIVE                           (0x1<<18) //18:18
+#define USB20_RX_VALIDH                           (0x1<<17) //17:17
+#define USB20_RX_VALID                            (0x1<<16) //16:16
+#define USB20_DATA_OUT                            (0xffff<<0) //15:0
+
+//U3D_U2PHYDMON2
+#define RGO_TXVALID_CNT                           (0xff<<24) //31:24
+#define RGO_RXACTIVE_CNT                          (0xff<<16) //23:16
+#define RGO_USB20_LB_BERCNT                       (0xff<<8) //15:8
+#define USB20_PROBE_OUT                           (0xff<<0) //7:0
+
+//U3D_U2PHYDMON3
+#define RGO_USB20_PRBS7_ERRCNT                    (0xffff<<16) //31:16
+#define RGO_USB20_PRBS7_DONE                      (0x1<<3) //3:3
+#define RGO_USB20_PRBS7_LOCK                      (0x1<<2) //2:2
+#define RGO_USB20_PRBS7_PASS                      (0x1<<1) //1:1
+#define RGO_USB20_PRBS7_PASSTH                    (0x1<<0) //0:0
+
+//U3D_U2PHYBC12C
+#define RG_SIFSLV_CHGDT_DEGLCH_CNT                (0xf<<28) //31:28
+#define RG_SIFSLV_CHGDT_CTRL_CNT                  (0xf<<24) //27:24
+#define RG_SIFSLV_CHGDT_FORCE_MODE                (0x1<<16) //16:16
+#define RG_CHGDT_ISRC_LEV                         (0x3<<14) //15:14
+#define RG_CHGDT_VDATSRC                          (0x1<<13) //13:13
+#define RG_CHGDT_BGVREF_SEL                       (0x7<<10) //12:10
+#define RG_CHGDT_RDVREF_SEL                       (0x3<<8) //9:8
+#define RG_CHGDT_ISRC_DP                          (0x1<<7) //7:7
+#define RG_SIFSLV_CHGDT_OPOUT_DM                  (0x1<<6) //6:6
+#define RG_CHGDT_VDAT_DM                          (0x1<<5) //5:5
+#define RG_CHGDT_OPOUT_DP                         (0x1<<4) //4:4
+#define RG_SIFSLV_CHGDT_VDAT_DP                   (0x1<<3) //3:3
+#define RG_SIFSLV_CHGDT_COMP_EN                   (0x1<<2) //2:2
+#define RG_SIFSLV_CHGDT_OPDRV_EN                  (0x1<<1) //1:1
+#define RG_CHGDT_EN                               (0x1<<0) //0:0
+
+//U3D_U2PHYBC12C1
+#define RG_CHGDT_REV                              (0xff<<0) //7:0
+
+//U3D_REGFCOM
+#define RG_PAGE                                   (0xff<<24) //31:24
+#define I2C_MODE                                  (0x1<<16) //16:16
+
+
+/* OFFSET  */
+
+//U3D_U2PHYAC0
+#define RG_USB20_USBPLL_DIVEN_OFST                (28)
+#define RG_USB20_USBPLL_CKCTRL_OFST               (26)
+#define RG_USB20_USBPLL_PREDIV_OFST               (24)
+#define RG_USB20_USBPLL_FORCE_ON_OFST             (23)
+#define RG_USB20_USBPLL_FBDIV_OFST                (16)
+#define RG_USB20_REF_EN_OFST                      (15)
+#define RG_USB20_INTR_EN_OFST                     (14)
+#define RG_USB20_BG_TRIM_OFST                     (8)
+#define RG_USB20_BG_RBSEL_OFST                    (6)
+#define RG_USB20_BG_RASEL_OFST                    (4)
+#define RG_USB20_BGR_DIV_OFST                     (2)
+#define RG_SIFSLV_CHP_EN_OFST                     (1)
+#define RG_SIFSLV_BGR_EN_OFST                     (0)
+
+//U3D_U2PHYAC1
+#define RG_USB20_VRT_VREF_SEL_OFST                (28)
+#define RG_USB20_TERM_VREF_SEL_OFST               (24)
+#define RG_USB20_MPX_SEL_OFST                     (16)
+#define RG_USB20_MPX_OUT_SEL_OFST                 (12)
+#define RG_USB20_TX_PH_ROT_SEL_OFST               (8)
+#define RG_USB20_USBPLL_ACCEN_OFST                (3)
+#define RG_USB20_USBPLL_LF_OFST                   (2)
+#define RG_USB20_USBPLL_BR_OFST                   (1)
+#define RG_USB20_USBPLL_BP_OFST                   (0)
+
+//U3D_U2PHYAC2
+#define RG_SIFSLV_MAC_BANDGAP_EN_OFST             (17)
+#define RG_SIFSLV_MAC_CHOPPER_EN_OFST             (16)
+#define RG_USB20_CLKREF_REV_OFST                  (0)
+
+//U3D_U2PHYACR0
+#define RG_USB20_ICUSB_EN_OFST                    (24)
+#define RG_USB20_HSTX_SRCAL_EN_OFST               (23)
+#define RG_USB20_HSTX_SRCTRL_OFST                 (16)
+#define RG_USB20_LS_CR_OFST                       (12)
+#define RG_USB20_FS_CR_OFST                       (8)
+#define RG_USB20_LS_SR_OFST                       (4)
+#define RG_USB20_FS_SR_OFST                       (0)
+
+//U3D_U2PHYACR1
+#define RG_USB20_INIT_SQ_EN_DG_OFST               (28)
+#define RG_USB20_SQD_OFST                         (24)
+#define RG_USB20_HSTX_TMODE_SEL_OFST              (20)
+#define RG_USB20_HSTX_TMODE_EN_OFST               (19)
+#define RG_USB20_PHYD_MONEN_OFST                  (18)
+#define RG_USB20_INLPBK_EN_OFST                   (17)
+#define RG_USB20_CHIRP_EN_OFST                    (16)
+#define RG_USB20_DM_ABIST_SOURCE_EN_OFST          (15)
+#define RG_USB20_DM_ABIST_SELE_OFST               (8)
+#define RG_USB20_DP_ABIST_SOURCE_EN_OFST          (7)
+#define RG_USB20_DP_ABIST_SELE_OFST               (0)
+
+//U3D_U2PHYACR2
+#define RG_USB20_OTG_ABIST_SELE_OFST              (29)
+#define RG_USB20_OTG_ABIST_EN_OFST                (28)
+#define RG_USB20_OTG_VBUSCMP_EN_OFST              (27)
+#define RG_USB20_OTG_VBUSTH_OFST                  (24)
+#define RG_USB20_DISC_FIT_EN_OFST                 (22)
+#define RG_USB20_DISCD_OFST                       (20)
+#define RG_USB20_DISCTH_OFST                      (16)
+#define RG_USB20_SQCAL_EN_OFST                    (15)
+#define RG_USB20_SQCAL_OFST                       (8)
+#define RG_USB20_SQTH_OFST                        (0)
+
+//U3D_U2PHYACR3
+#define RG_USB20_HSTX_DBIST_OFST                  (28)
+#define RG_USB20_HSTX_BIST_EN_OFST                (26)
+#define RG_USB20_HSTX_I_EN_MODE_OFST              (24)
+#define RG_USB20_HSRX_TMODE_EN_OFST               (23)
+#define RG_USB20_HSRX_BIAS_EN_SEL_OFST            (20)
+#define RG_USB20_USB11_TMODE_EN_OFST              (19)
+#define RG_USB20_TMODE_FS_LS_TX_EN_OFST           (18)
+#define RG_USB20_TMODE_FS_LS_RCV_EN_OFST          (17)
+#define RG_USB20_TMODE_FS_LS_MODE_OFST            (16)
+#define RG_USB20_HS_TERM_EN_MODE_OFST             (13)
+#define RG_USB20_PUPD_BIST_EN_OFST                (12)
+#define RG_USB20_EN_PU_DM_OFST                    (11)
+#define RG_USB20_EN_PD_DM_OFST                    (10)
+#define RG_USB20_EN_PU_DP_OFST                    (9)
+#define RG_USB20_EN_PD_DP_OFST                    (8)
+#define RG_USB20_PHY_REV_OFST                     (0)
+
+//U3D_U2PHYACR4
+#define RG_USB20_DP_100K_MODE_OFST                (18)
+#define RG_USB20_DM_100K_EN_OFST                  (17)
+#define USB20_DP_100K_EN_OFST                     (16)
+#define USB20_GPIO_DM_I_OFST                      (15)
+#define USB20_GPIO_DP_I_OFST                      (14)
+#define USB20_GPIO_DM_OE_OFST                     (13)
+#define USB20_GPIO_DP_OE_OFST                     (12)
+#define RG_USB20_GPIO_CTL_OFST                    (9)
+#define USB20_GPIO_MODE_OFST                      (8)
+#define RG_USB20_TX_BIAS_EN_OFST                  (5)
+#define RG_USB20_TX_VCMPDN_EN_OFST                (4)
+#define RG_USB20_HS_SQ_EN_MODE_OFST               (2)
+#define RG_USB20_HS_RCV_EN_MODE_OFST              (0)
+
+//U3D_U2PHYAMON0
+#define RGO_USB20_GPIO_DM_O_OFST                  (1)
+#define RGO_USB20_GPIO_DP_O_OFST                  (0)
+
+//U3D_U2PHYDCR0
+#define RG_USB20_CDR_TST_OFST                     (30)
+#define RG_USB20_GATED_ENB_OFST                   (29)
+#define RG_USB20_TESTMODE_OFST                    (26)
+#define RG_USB20_PLL_STABLE_OFST                  (25)
+#define RG_USB20_PLL_FORCE_ON_OFST                (24)
+#define RG_USB20_PHYD_RESERVE_OFST                (8)
+#define RG_USB20_EBTHRLD_OFST                     (7)
+#define RG_USB20_EARLY_HSTX_I_OFST                (6)
+#define RG_USB20_TX_TST_OFST                      (5)
+#define RG_USB20_NEGEDGE_ENB_OFST                 (4)
+#define RG_USB20_CDR_FILT_OFST                    (0)
+
+//U3D_U2PHYDCR1
+#define RG_USB20_PROBE_SEL_OFST                   (24)
+#define RG_USB20_DRVVBUS_OFST                     (23)
+#define RG_DEBUG_EN_OFST                          (22)
+#define RG_USB20_OTG_PROBE_OFST                   (20)
+#define RG_USB20_SW_PLLMODE_OFST                  (18)
+#define RG_USB20_BERTH_OFST                       (16)
+#define RG_USB20_LBMODE_OFST                      (13)
+#define RG_USB20_FORCE_TAP_OFST                   (12)
+#define RG_USB20_TAPSEL_OFST                      (0)
+
+//U3D_U2PHYDTM0
+#define RG_UART_MODE_OFST                         (30)
+#define FORCE_UART_I_OFST                         (29)
+#define FORCE_UART_BIAS_EN_OFST                   (28)
+#define FORCE_UART_TX_OE_OFST                     (27)
+#define FORCE_UART_EN_OFST                        (26)
+#define FORCE_USB_CLKEN_OFST                      (25)
+#define FORCE_DRVVBUS_OFST                        (24)
+#define FORCE_DATAIN_OFST                         (23)
+#define FORCE_TXVALID_OFST                        (22)
+#define FORCE_DM_PULLDOWN_OFST                    (21)
+#define FORCE_DP_PULLDOWN_OFST                    (20)
+#define FORCE_XCVRSEL_OFST                        (19)
+#define FORCE_SUSPENDM_OFST                       (18)
+#define FORCE_TERMSEL_OFST                        (17)
+#define FORCE_OPMODE_OFST                         (16)
+#define UTMI_MUXSEL_OFST                          (15)
+#define RG_RESET_OFST                             (14)
+#define RG_DATAIN_OFST                            (10)
+#define RG_TXVALIDH_OFST                          (9)
+#define RG_TXVALID_OFST                           (8)
+#define RG_DMPULLDOWN_OFST                        (7)
+#define RG_DPPULLDOWN_OFST                        (6)
+#define RG_XCVRSEL_OFST                           (4)
+#define RG_SUSPENDM_OFST                          (3)
+#define RG_TERMSEL_OFST                           (2)
+#define RG_OPMODE_OFST                            (0)
+
+//U3D_U2PHYDTM1
+#define RG_USB20_PRBS7_EN_OFST                    (31)
+#define RG_USB20_PRBS7_BITCNT_OFST                (24)
+#define RG_USB20_CLK48M_EN_OFST                   (23)
+#define RG_USB20_CLK60M_EN_OFST                   (22)
+#define RG_UART_I_OFST                            (19)
+#define RG_UART_BIAS_EN_OFST                      (18)
+#define RG_UART_TX_OE_OFST                        (17)
+#define RG_UART_EN_OFST                           (16)
+#define FORCE_VBUSVALID_OFST                      (13)
+#define FORCE_SESSEND_OFST                        (12)
+#define FORCE_BVALID_OFST                         (11)
+#define FORCE_AVALID_OFST                         (10)
+#define FORCE_IDDIG_OFST                          (9)
+#define FORCE_IDPULLUP_OFST                       (8)
+#define RG_VBUSVALID_OFST                         (5)
+#define RG_SESSEND_OFST                           (4)
+#define RG_BVALID_OFST                            (3)
+#define RG_AVALID_OFST                            (2)
+#define RG_IDDIG_OFST                             (1)
+#define RG_IDPULLUP_OFST                          (0)
+
+//U3D_U2PHYDMON0
+#define RG_USB20_PRBS7_BERTH_OFST                 (0)
+
+//U3D_U2PHYDMON1
+#define USB20_UART_O_OFST                         (31)
+#define RGO_USB20_LB_PASS_OFST                    (30)
+#define RGO_USB20_LB_DONE_OFST                    (29)
+#define AD_USB20_BVALID_OFST                      (28)
+#define USB20_IDDIG_OFST                          (27)
+#define AD_USB20_VBUSVALID_OFST                   (26)
+#define AD_USB20_SESSEND_OFST                     (25)
+#define AD_USB20_AVALID_OFST                      (24)
+#define USB20_LINE_STATE_OFST                     (22)
+#define USB20_HST_DISCON_OFST                     (21)
+#define USB20_TX_READY_OFST                       (20)
+#define USB20_RX_ERROR_OFST                       (19)
+#define USB20_RX_ACTIVE_OFST                      (18)
+#define USB20_RX_VALIDH_OFST                      (17)
+#define USB20_RX_VALID_OFST                       (16)
+#define USB20_DATA_OUT_OFST                       (0)
+
+//U3D_U2PHYDMON2
+#define RGO_TXVALID_CNT_OFST                      (24)
+#define RGO_RXACTIVE_CNT_OFST                     (16)
+#define RGO_USB20_LB_BERCNT_OFST                  (8)
+#define USB20_PROBE_OUT_OFST                      (0)
+
+//U3D_U2PHYDMON3
+#define RGO_USB20_PRBS7_ERRCNT_OFST               (16)
+#define RGO_USB20_PRBS7_DONE_OFST                 (3)
+#define RGO_USB20_PRBS7_LOCK_OFST                 (2)
+#define RGO_USB20_PRBS7_PASS_OFST                 (1)
+#define RGO_USB20_PRBS7_PASSTH_OFST               (0)
+
+//U3D_U2PHYBC12C
+#define RG_SIFSLV_CHGDT_DEGLCH_CNT_OFST           (28)
+#define RG_SIFSLV_CHGDT_CTRL_CNT_OFST             (24)
+#define RG_SIFSLV_CHGDT_FORCE_MODE_OFST           (16)
+#define RG_CHGDT_ISRC_LEV_OFST                    (14)
+#define RG_CHGDT_VDATSRC_OFST                     (13)
+#define RG_CHGDT_BGVREF_SEL_OFST                  (10)
+#define RG_CHGDT_RDVREF_SEL_OFST                  (8)
+#define RG_CHGDT_ISRC_DP_OFST                     (7)
+#define RG_SIFSLV_CHGDT_OPOUT_DM_OFST             (6)
+#define RG_CHGDT_VDAT_DM_OFST                     (5)
+#define RG_CHGDT_OPOUT_DP_OFST                    (4)
+#define RG_SIFSLV_CHGDT_VDAT_DP_OFST              (3)
+#define RG_SIFSLV_CHGDT_COMP_EN_OFST              (2)
+#define RG_SIFSLV_CHGDT_OPDRV_EN_OFST             (1)
+#define RG_CHGDT_EN_OFST                          (0)
+
+//U3D_U2PHYBC12C1
+#define RG_CHGDT_REV_OFST                         (0)
+
+//U3D_REGFCOM
+#define RG_PAGE_OFST                              (24)
+#define I2C_MODE_OFST                             (16)
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct u3phya_reg {
+	//0x0
+	PHY_LE32 reg0;
+	PHY_LE32 reg1;
+	PHY_LE32 reg2;
+	PHY_LE32 reg3;
+	//0x10
+	PHY_LE32 reg4;
+	PHY_LE32 reg5;
+	PHY_LE32 reg6;
+	PHY_LE32 reg7;
+	//0x20
+	PHY_LE32 reg8;
+	PHY_LE32 reg9;
+	PHY_LE32 rega;
+	PHY_LE32 regb;
+	//0x30
+	PHY_LE32 regc;
+	PHY_LE32 regd;
+	PHY_LE32 rege;
+};
+
+//U3D_reg0
+#define RG_SSUSB_BGR_EN                           (0x1<<31) //31:31
+#define RG_SSUSB_CHPEN                            (0x1<<30) //30:30
+#define RG_SSUSB_BG_DIV                           (0x3<<28) //29:28
+#define RG_SSUSB_INTR_EN                          (0x1<<26) //26:26
+#define RG_SSUSB_MPX_OUT_SEL                      (0x3<<24) //25:24
+#define RG_SSUSB_MPX_SEL                          (0xff<<16) //23:16
+#define RG_SSUSB_REF_EN                           (0x1<<15) //15:15
+#define RG_SSUSB_VRT_VREF_SEL                     (0xf<<11) //14:11
+#define RG_SSUSB_BG_RASEL                         (0x3<<9) //10:9
+#define RG_SSUSB_BG_RBSEL                         (0x3<<7) //8:7
+#define RG_SSUSB_BG_MONEN                         (0x1<<6) //6:6
+#define RG_PCIE_CLKDRV_OFFSET                     (0x3<<0) //1:0
+
+//U3D_reg1
+#define RG_PCIE_CLKDRV_SLEW                       (0x3<<30) //31:30
+#define RG_PCIE_CLKDRV_AMP                        (0x7<<27) //29:27
+#define RG_SSUSB_XTAL_TST_A2DCK_EN                (0x1<<26) //26:26
+#define RG_SSUSB_XTAL_MON_EN                      (0x1<<25) //25:25
+#define RG_SSUSB_XTAL_HYS                         (0x1<<24) //24:24
+#define RG_SSUSB_XTAL_TOP_RESERVE                 (0xffff<<8) //23:8
+#define RG_SSUSB_SYSPLL_RESERVE                   (0xf<<4) //7:4
+#define RG_SSUSB_SYSPLL_FBSEL                     (0x3<<2) //3:2
+#define RG_SSUSB_SYSPLL_PREDIV                    (0x3<<0) //1:0
+
+//U3D_reg2
+#define RG_SSUSB_SYSPLL_LF                        (0x1<<31) //31:31
+#define RG_SSUSB_SYSPLL_FBDIV                     (0x7f<<24) //30:24
+#define RG_SSUSB_SYSPLL_POSDIV                    (0x3<<22) //23:22
+#define RG_SSUSB_SYSPLL_VCO_DIV_SEL               (0x1<<21) //21:21
+#define RG_SSUSB_SYSPLL_BLP                       (0x1<<20) //20:20
+#define RG_SSUSB_SYSPLL_BP                        (0x1<<19) //19:19
+#define RG_SSUSB_SYSPLL_BR                        (0x1<<18) //18:18
+#define RG_SSUSB_SYSPLL_BC                        (0x1<<17) //17:17
+#define RG_SSUSB_SYSPLL_DIVEN                     (0x7<<14) //16:14
+#define RG_SSUSB_SYSPLL_FPEN                      (0x1<<13) //13:13
+#define RG_SSUSB_SYSPLL_MONCK_EN                  (0x1<<12) //12:12
+#define RG_SSUSB_SYSPLL_MONVC_EN                  (0x1<<11) //11:11
+#define RG_SSUSB_SYSPLL_MONREF_EN                 (0x1<<10) //10:10
+#define RG_SSUSB_SYSPLL_VOD_EN                    (0x1<<9) //9:9
+#define RG_SSUSB_SYSPLL_CK_SEL                    (0x1<<8) //8:8
+
+//U3D_reg3
+#define RG_SSUSB_SYSPLL_TOP_RESERVE               (0xffff<<16) //31:16
+
+//U3D_reg4
+#define RG_SSUSB_SYSPLL_PCW_NCPO                  (0x7fffffff<<1) //31:1
+
+//U3D_reg5
+#define RG_SSUSB_SYSPLL_DDS_PI_C                  (0x7<<29) //31:29
+#define RG_SSUSB_SYSPLL_DDS_HF_EN                 (0x1<<28) //28:28
+#define RG_SSUSB_SYSPLL_DDS_PREDIV2               (0x1<<27) //27:27
+#define RG_SSUSB_SYSPLL_DDS_POSTDIV2              (0x1<<26) //26:26
+#define RG_SSUSB_SYSPLL_DDS_PI_PL_EN              (0x1<<25) //25:25
+#define RG_SSUSB_SYSPLL_DDS_PI_RST_SEL            (0x1<<24) //24:24
+#define RG_SSUSB_SYSPLL_DDS_MONEN                 (0x1<<23) //23:23
+#define RG_SSUSB_SYSPLL_DDS_LPF_EN                (0x1<<22) //22:22
+#define RG_SSUSB_SYSPLL_CLK_PH_INV                (0x1<<21) //21:21
+#define RG_SSUSB_SYSPLL_DDS_SEL_EXT               (0x1<<20) //20:20
+#define RG_SSUSB_SYSPLL_DDS_DMY                   (0xffff<<0) //15:0
+
+//U3D_reg6
+#define RG_SSUSB_TX250MCK_INVB                    (0x1<<31) //31:31
+#define RG_SSUSB_IDRV_ITAILOP_EN                  (0x1<<30) //30:30
+#define RG_SSUSB_IDRV_CALIB                       (0x3f<<24) //29:24
+#define RG_SSUSB_TX_R50_FON                       (0x1<<23) //23:23
+#define RG_SSUSB_TX_SR                            (0x7<<20) //22:20
+#define RG_SSUSB_TX_EIDLE_CM                      (0xf<<16) //19:16
+#define RG_SSUSB_RXDET_RSEL                       (0x3<<14) //15:14
+#define RG_SSUSB_RXDET_VTHSEL                     (0x3<<12) //13:12
+#define RG_SSUSB_CKMON_EN                         (0x1<<11) //11:11
+#define RG_SSUSB_CKMON_SEL                        (0x7<<8) //10:8
+#define RG_SSUSB_TX_VLMON_EN                      (0x1<<7) //7:7
+#define RG_SSUSB_TX_VLMON_SEL                     (0x1<<6) //6:6
+#define RG_SSUSB_RXLBTX_EN                        (0x1<<5) //5:5
+#define RG_SSUSB_TXLBRX_EN                        (0x1<<4) //4:4
+
+//U3D_reg7
+#define RG_SSUSB_RESERVE                          (0xfffff<<12) //31:12
+#define RG_SSUSB_PLL_CKCTRL                       (0x3<<10) //11:10
+#define RG_SSUSB_PLL_POSDIV                       (0x3<<8) //9:8
+#define RG_SSUSB_PLL_AUTOK_LOAD                   (0x1<<7) //7:7
+#define RG_SSUSB_PLL_LOAD_RSTB                    (0x1<<6) //6:6
+#define RG_SSUSB_PLL_EP_EN                        (0x1<<5) //5:5
+#define RG_SSUSB_PLL_VOD_EN                       (0x1<<4) //4:4
+#define RG_SSUSB_PLL_V11_EN                       (0x1<<3) //3:3
+#define RG_SSUSB_PLL_MONREF_EN                    (0x1<<2) //2:2
+#define RG_SSUSB_PLL_MONCK_EN                     (0x1<<1) //1:1
+#define RG_SSUSB_PLL_MONVC_EN                     (0x1<<0) //0:0
+
+//U3D_reg8
+#define RG_SSUSB_PLL_RESERVE                      (0xffff<<0) //15:0
+
+//U3D_reg9
+#define RG_SSUSB_PLL_DDS_DMY                      (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_PRD                      (0xffff<<0) //15:0
+
+//U3D_regA
+#define RG_SSUSB_PLL_SSC_PHASE_INI                (0x1<<31) //31:31
+#define RG_SSUSB_PLL_SSC_TRI_EN                   (0x1<<30) //30:30
+#define RG_SSUSB_PLL_CLK_PH_INV                   (0x1<<29) //29:29
+#define RG_SSUSB_PLL_DDS_LPF_EN                   (0x1<<28) //28:28
+#define RG_SSUSB_PLL_DDS_VADJ                     (0x7<<21) //23:21
+#define RG_SSUSB_PLL_DDS_MONEN                    (0x1<<20) //20:20
+#define RG_SSUSB_PLL_DDS_PS_VADJ                  (0x7<<17) //19:17
+#define RG_SSUSB_PLL_DDS_SEL_EXT                  (0x1<<16) //16:16
+#define RG_SSUSB_CDR_PD_DIV_BYPASS                (0x1<<15) //15:15
+#define RG_SSUSB_CDR_PD_DIV_SEL                   (0x1<<14) //14:14
+#define RG_SSUSB_CDR_CPBIAS_SEL                   (0x1<<13) //13:13
+#define RG_SSUSB_CDR_OSCDET_EN                    (0x1<<12) //12:12
+#define RG_SSUSB_CDR_MONMUX                       (0x1<<11) //11:11
+#define RG_SSUSB_CDR_CKCTRL                       (0x3<<9) //10:9
+#define RG_SSUSB_CDR_ACCEN                        (0x1<<8) //8:8
+#define RG_SSUSB_CDR_BYPASS                       (0x3<<6) //7:6
+#define RG_SSUSB_CDR_PI_SLEW                      (0x3<<4) //5:4
+#define RG_SSUSB_CDR_EPEN                         (0x1<<3) //3:3
+#define RG_SSUSB_CDR_AUTOK_LOAD                   (0x1<<2) //2:2
+#define RG_SSUSB_CDR_LOAD_RSTB                    (0x1<<1) //1:1
+#define RG_SSUSB_CDR_MONEN                        (0x1<<0) //0:0
+
+//U3D_regB
+#define RG_SSUSB_CDR_MONEN_DIG                    (0x1<<31) //31:31
+#define RG_SSUSB_CDR_REGOD                        (0x3<<29) //30:29
+#define RG_SSUSB_RX_DAC_EN                        (0x1<<26) //26:26
+#define RG_SSUSB_RX_DAC_PWD                       (0x1<<25) //25:25
+#define RG_SSUSB_EQ_CURSEL                        (0x1<<24) //24:24
+#define RG_SSUSB_RX_DAC_MUX                       (0x1f<<19) //23:19
+#define RG_SSUSB_RX_R2T_EN                        (0x1<<18) //18:18
+#define RG_SSUSB_RX_T2R_EN                        (0x1<<17) //17:17
+#define RG_SSUSB_RX_50_LOWER                      (0x7<<14) //16:14
+#define RG_SSUSB_RX_50_TAR                        (0x3<<12) //13:12
+#define RG_SSUSB_RX_SW_CTRL                       (0xf<<7) //10:7
+#define RG_PCIE_SIGDET_VTH                        (0x3<<5) //6:5
+#define RG_PCIE_SIGDET_LPF                        (0x3<<3) //4:3
+#define RG_SSUSB_LFPS_MON_EN                      (0x1<<2) //2:2
+
+//U3D_regC
+#define RG_SSUSB_RXAFE_DCMON_SEL                  (0xf<<28) //31:28
+#define RG_SSUSB_CDR_RESERVE                      (0xff<<16) //23:16
+#define RG_SSUSB_RXAFE_RESERVE                    (0xff<<8) //15:8
+#define RG_PCIE_RX_RESERVE                        (0xff<<0) //7:0
+
+//U3D_redD
+#define RGS_SSUSB_CDR_NO_OSC                      (0x1<<8) //8:8
+#define RGS_SSUSB_RX_DEBUG_RESERVE                (0xff<<0) //7:0
+
+//U3D_regE
+#define RG_SSUSB_INT_BIAS_SEL                     (0x1<<4) //4:4
+#define RG_SSUSB_EXT_BIAS_SEL                     (0x1<<3) //3:3
+#define RG_SSUSB_RX_P1_ENTRY_PASS                 (0x1<<2) //2:2
+#define RG_SSUSB_RX_PD_RST                        (0x1<<1) //1:1
+#define RG_SSUSB_RX_PD_RST_PASS                   (0x1<<0) //0:0
+
+
+/* OFFSET */
+
+//U3D_reg0
+#define RG_SSUSB_BGR_EN_OFST                      (31)
+#define RG_SSUSB_CHPEN_OFST                       (30)
+#define RG_SSUSB_BG_DIV_OFST                      (28)
+#define RG_SSUSB_INTR_EN_OFST                     (26)
+#define RG_SSUSB_MPX_OUT_SEL_OFST                 (24)
+#define RG_SSUSB_MPX_SEL_OFST                     (16)
+#define RG_SSUSB_REF_EN_OFST                      (15)
+#define RG_SSUSB_VRT_VREF_SEL_OFST                (11)
+#define RG_SSUSB_BG_RASEL_OFST                    (9)
+#define RG_SSUSB_BG_RBSEL_OFST                    (7)
+#define RG_SSUSB_BG_MONEN_OFST                    (6)
+#define RG_PCIE_CLKDRV_OFFSET_OFST                (0)
+
+//U3D_reg1
+#define RG_PCIE_CLKDRV_SLEW_OFST                  (30)
+#define RG_PCIE_CLKDRV_AMP_OFST                   (27)
+#define RG_SSUSB_XTAL_TST_A2DCK_EN_OFST           (26)
+#define RG_SSUSB_XTAL_MON_EN_OFST                 (25)
+#define RG_SSUSB_XTAL_HYS_OFST                    (24)
+#define RG_SSUSB_XTAL_TOP_RESERVE_OFST            (8)
+#define RG_SSUSB_SYSPLL_RESERVE_OFST              (4)
+#define RG_SSUSB_SYSPLL_FBSEL_OFST                (2)
+#define RG_SSUSB_SYSPLL_PREDIV_OFST               (0)
+
+//U3D_reg2
+#define RG_SSUSB_SYSPLL_LF_OFST                   (31)
+#define RG_SSUSB_SYSPLL_FBDIV_OFST                (24)
+#define RG_SSUSB_SYSPLL_POSDIV_OFST               (22)
+#define RG_SSUSB_SYSPLL_VCO_DIV_SEL_OFST          (21)
+#define RG_SSUSB_SYSPLL_BLP_OFST                  (20)
+#define RG_SSUSB_SYSPLL_BP_OFST                   (19)
+#define RG_SSUSB_SYSPLL_BR_OFST                   (18)
+#define RG_SSUSB_SYSPLL_BC_OFST                   (17)
+#define RG_SSUSB_SYSPLL_DIVEN_OFST                (14)
+#define RG_SSUSB_SYSPLL_FPEN_OFST                 (13)
+#define RG_SSUSB_SYSPLL_MONCK_EN_OFST             (12)
+#define RG_SSUSB_SYSPLL_MONVC_EN_OFST             (11)
+#define RG_SSUSB_SYSPLL_MONREF_EN_OFST            (10)
+#define RG_SSUSB_SYSPLL_VOD_EN_OFST               (9)
+#define RG_SSUSB_SYSPLL_CK_SEL_OFST               (8)
+
+//U3D_reg3
+#define RG_SSUSB_SYSPLL_TOP_RESERVE_OFST          (16)
+
+//U3D_reg4
+#define RG_SSUSB_SYSPLL_PCW_NCPO_OFST             (1)
+
+//U3D_reg5
+#define RG_SSUSB_SYSPLL_DDS_PI_C_OFST             (29)
+#define RG_SSUSB_SYSPLL_DDS_HF_EN_OFST            (28)
+#define RG_SSUSB_SYSPLL_DDS_PREDIV2_OFST          (27)
+#define RG_SSUSB_SYSPLL_DDS_POSTDIV2_OFST         (26)
+#define RG_SSUSB_SYSPLL_DDS_PI_PL_EN_OFST         (25)
+#define RG_SSUSB_SYSPLL_DDS_PI_RST_SEL_OFST       (24)
+#define RG_SSUSB_SYSPLL_DDS_MONEN_OFST            (23)
+#define RG_SSUSB_SYSPLL_DDS_LPF_EN_OFST           (22)
+#define RG_SSUSB_SYSPLL_CLK_PH_INV_OFST           (21)
+#define RG_SSUSB_SYSPLL_DDS_SEL_EXT_OFST          (20)
+#define RG_SSUSB_SYSPLL_DDS_DMY_OFST              (0)
+
+//U3D_reg6
+#define RG_SSUSB_TX250MCK_INVB_OFST               (31)
+#define RG_SSUSB_IDRV_ITAILOP_EN_OFST             (30)
+#define RG_SSUSB_IDRV_CALIB_OFST                  (24)
+#define RG_SSUSB_TX_R50_FON_OFST                  (23)
+#define RG_SSUSB_TX_SR_OFST                       (20)
+#define RG_SSUSB_TX_EIDLE_CM_OFST                 (16)
+#define RG_SSUSB_RXDET_RSEL_OFST                  (14)
+#define RG_SSUSB_RXDET_VTHSEL_OFST                (12)
+#define RG_SSUSB_CKMON_EN_OFST                    (11)
+#define RG_SSUSB_CKMON_SEL_OFST                   (8)
+#define RG_SSUSB_TX_VLMON_EN_OFST                 (7)
+#define RG_SSUSB_TX_VLMON_SEL_OFST                (6)
+#define RG_SSUSB_RXLBTX_EN_OFST                   (5)
+#define RG_SSUSB_TXLBRX_EN_OFST                   (4)
+
+//U3D_reg7
+#define RG_SSUSB_RESERVE_OFST                     (12)
+#define RG_SSUSB_PLL_CKCTRL_OFST                  (10)
+#define RG_SSUSB_PLL_POSDIV_OFST                  (8)
+#define RG_SSUSB_PLL_AUTOK_LOAD_OFST              (7)
+#define RG_SSUSB_PLL_LOAD_RSTB_OFST               (6)
+#define RG_SSUSB_PLL_EP_EN_OFST                   (5)
+#define RG_SSUSB_PLL_VOD_EN_OFST                  (4)
+#define RG_SSUSB_PLL_V11_EN_OFST                  (3)
+#define RG_SSUSB_PLL_MONREF_EN_OFST               (2)
+#define RG_SSUSB_PLL_MONCK_EN_OFST                (1)
+#define RG_SSUSB_PLL_MONVC_EN_OFST                (0)
+
+//U3D_reg8
+#define RG_SSUSB_PLL_RESERVE_OFST                 (0)
+
+//U3D_reg9
+#define RG_SSUSB_PLL_DDS_DMY_OFST                 (16)
+#define RG_SSUSB_PLL_SSC_PRD_OFST                 (0)
+
+//U3D_regA
+#define RG_SSUSB_PLL_SSC_PHASE_INI_OFST           (31)
+#define RG_SSUSB_PLL_SSC_TRI_EN_OFST              (30)
+#define RG_SSUSB_PLL_CLK_PH_INV_OFST              (29)
+#define RG_SSUSB_PLL_DDS_LPF_EN_OFST              (28)
+#define RG_SSUSB_PLL_DDS_VADJ_OFST                (21)
+#define RG_SSUSB_PLL_DDS_MONEN_OFST               (20)
+#define RG_SSUSB_PLL_DDS_PS_VADJ_OFST             (17)
+#define RG_SSUSB_PLL_DDS_SEL_EXT_OFST             (16)
+#define RG_SSUSB_CDR_PD_DIV_BYPASS_OFST           (15)
+#define RG_SSUSB_CDR_PD_DIV_SEL_OFST              (14)
+#define RG_SSUSB_CDR_CPBIAS_SEL_OFST              (13)
+#define RG_SSUSB_CDR_OSCDET_EN_OFST               (12)
+#define RG_SSUSB_CDR_MONMUX_OFST                  (11)
+#define RG_SSUSB_CDR_CKCTRL_OFST                  (9)
+#define RG_SSUSB_CDR_ACCEN_OFST                   (8)
+#define RG_SSUSB_CDR_BYPASS_OFST                  (6)
+#define RG_SSUSB_CDR_PI_SLEW_OFST                 (4)
+#define RG_SSUSB_CDR_EPEN_OFST                    (3)
+#define RG_SSUSB_CDR_AUTOK_LOAD_OFST              (2)
+#define RG_SSUSB_CDR_LOAD_RSTB_OFST               (1)
+#define RG_SSUSB_CDR_MONEN_OFST                   (0)
+
+//U3D_regB
+#define RG_SSUSB_CDR_MONEN_DIG_OFST               (31)
+#define RG_SSUSB_CDR_REGOD_OFST                   (29)
+#define RG_SSUSB_RX_DAC_EN_OFST                   (26)
+#define RG_SSUSB_RX_DAC_PWD_OFST                  (25)
+#define RG_SSUSB_EQ_CURSEL_OFST                   (24)
+#define RG_SSUSB_RX_DAC_MUX_OFST                  (19)
+#define RG_SSUSB_RX_R2T_EN_OFST                   (18)
+#define RG_SSUSB_RX_T2R_EN_OFST                   (17)
+#define RG_SSUSB_RX_50_LOWER_OFST                 (14)
+#define RG_SSUSB_RX_50_TAR_OFST                   (12)
+#define RG_SSUSB_RX_SW_CTRL_OFST                  (7)
+#define RG_PCIE_SIGDET_VTH_OFST                   (5)
+#define RG_PCIE_SIGDET_LPF_OFST                   (3)
+#define RG_SSUSB_LFPS_MON_EN_OFST                 (2)
+
+//U3D_regC
+#define RG_SSUSB_RXAFE_DCMON_SEL_OFST             (28)
+#define RG_SSUSB_CDR_RESERVE_OFST                 (16)
+#define RG_SSUSB_RXAFE_RESERVE_OFST               (8)
+#define RG_PCIE_RX_RESERVE_OFST                   (0)
+
+//U3D_redD
+#define RGS_SSUSB_CDR_NO_OSC_OFST                 (8)
+#define RGS_SSUSB_RX_DEBUG_RESERVE_OFST           (0)
+
+//U3D_regE
+#define RG_SSUSB_INT_BIAS_SEL_OFST                (4)
+#define RG_SSUSB_EXT_BIAS_SEL_OFST                (3)
+#define RG_SSUSB_RX_P1_ENTRY_PASS_OFST            (2)
+#define RG_SSUSB_RX_PD_RST_OFST                   (1)
+#define RG_SSUSB_RX_PD_RST_PASS_OFST              (0)
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct u3phya_da_reg {
+	//0x0
+	PHY_LE32 reg0;
+	PHY_LE32 reg1;
+	PHY_LE32 reg4;
+	PHY_LE32 reg5;
+	//0x10
+	PHY_LE32 reg6;
+	PHY_LE32 reg7;
+	PHY_LE32 reg8;
+	PHY_LE32 reg9;
+	//0x20
+	PHY_LE32 reg10;
+	PHY_LE32 reg12;
+	PHY_LE32 reg13;
+	PHY_LE32 reg14;
+	//0x30
+	PHY_LE32 reg15;
+	PHY_LE32 reg16;
+	PHY_LE32 reg19;
+	PHY_LE32 reg20;
+	//0x40
+	PHY_LE32 reg21;
+	PHY_LE32 reg23;
+	PHY_LE32 reg25;
+	PHY_LE32 reg26;
+	//0x50
+	PHY_LE32 reg28;
+	PHY_LE32 reg29;
+	PHY_LE32 reg30;
+	PHY_LE32 reg31;
+	//0x60
+	PHY_LE32 reg32;
+	PHY_LE32 reg33;
+};
+
+//U3D_reg0
+#define RG_PCIE_SPEED_PE2D                        (0x1<<24) //24:24
+#define RG_PCIE_SPEED_PE2H                        (0x1<<23) //23:23
+#define RG_PCIE_SPEED_PE1D                        (0x1<<22) //22:22
+#define RG_PCIE_SPEED_PE1H                        (0x1<<21) //21:21
+#define RG_PCIE_SPEED_U3                          (0x1<<20) //20:20
+#define RG_SSUSB_XTAL_EXT_EN_PE2D                 (0x3<<18) //19:18
+#define RG_SSUSB_XTAL_EXT_EN_PE2H                 (0x3<<16) //17:16
+#define RG_SSUSB_XTAL_EXT_EN_PE1D                 (0x3<<14) //15:14
+#define RG_SSUSB_XTAL_EXT_EN_PE1H                 (0x3<<12) //13:12
+#define RG_SSUSB_XTAL_EXT_EN_U3                   (0x3<<10) //11:10
+#define RG_SSUSB_CDR_REFCK_SEL_PE2D               (0x3<<8) //9:8
+#define RG_SSUSB_CDR_REFCK_SEL_PE2H               (0x3<<6) //7:6
+#define RG_SSUSB_CDR_REFCK_SEL_PE1D               (0x3<<4) //5:4
+#define RG_SSUSB_CDR_REFCK_SEL_PE1H               (0x3<<2) //3:2
+#define RG_SSUSB_CDR_REFCK_SEL_U3                 (0x3<<0) //1:0
+
+//U3D_reg1
+#define RG_USB20_REFCK_SEL_PE2D                   (0x1<<30) //30:30
+#define RG_USB20_REFCK_SEL_PE2H                   (0x1<<29) //29:29
+#define RG_USB20_REFCK_SEL_PE1D                   (0x1<<28) //28:28
+#define RG_USB20_REFCK_SEL_PE1H                   (0x1<<27) //27:27
+#define RG_USB20_REFCK_SEL_U3                     (0x1<<26) //26:26
+#define RG_PCIE_REFCK_DIV4_PE2D                   (0x1<<25) //25:25
+#define RG_PCIE_REFCK_DIV4_PE2H                   (0x1<<24) //24:24
+#define RG_PCIE_REFCK_DIV4_PE1D                   (0x1<<18) //18:18
+#define RG_PCIE_REFCK_DIV4_PE1H                   (0x1<<17) //17:17
+#define RG_PCIE_REFCK_DIV4_U3                     (0x1<<16) //16:16
+#define RG_PCIE_MODE_PE2D                         (0x1<<8) //8:8
+#define RG_PCIE_MODE_PE2H                         (0x1<<3) //3:3
+#define RG_PCIE_MODE_PE1D                         (0x1<<2) //2:2
+#define RG_PCIE_MODE_PE1H                         (0x1<<1) //1:1
+#define RG_PCIE_MODE_U3                           (0x1<<0) //0:0
+
+//U3D_reg4
+#define RG_SSUSB_PLL_DIVEN_PE2D                   (0x7<<22) //24:22
+#define RG_SSUSB_PLL_DIVEN_PE2H                   (0x7<<19) //21:19
+#define RG_SSUSB_PLL_DIVEN_PE1D                   (0x7<<16) //18:16
+#define RG_SSUSB_PLL_DIVEN_PE1H                   (0x7<<13) //15:13
+#define RG_SSUSB_PLL_DIVEN_U3                     (0x7<<10) //12:10
+#define RG_SSUSB_PLL_BC_PE2D                      (0x3<<8) //9:8
+#define RG_SSUSB_PLL_BC_PE2H                      (0x3<<6) //7:6
+#define RG_SSUSB_PLL_BC_PE1D                      (0x3<<4) //5:4
+#define RG_SSUSB_PLL_BC_PE1H                      (0x3<<2) //3:2
+#define RG_SSUSB_PLL_BC_U3                        (0x3<<0) //1:0
+
+//U3D_reg5
+#define RG_SSUSB_PLL_BR_PE2D                      (0x7<<27) //29:27
+#define RG_SSUSB_PLL_BR_PE2H                      (0x7<<24) //26:24
+#define RG_SSUSB_PLL_BR_PE1D                      (0x7<<21) //23:21
+#define RG_SSUSB_PLL_BR_PE1H                      (0x7<<18) //20:18
+#define RG_SSUSB_PLL_BR_U3                        (0x7<<15) //17:15
+#define RG_SSUSB_PLL_IC_PE2D                      (0x7<<12) //14:12
+#define RG_SSUSB_PLL_IC_PE2H                      (0x7<<9) //11:9
+#define RG_SSUSB_PLL_IC_PE1D                      (0x7<<6) //8:6
+#define RG_SSUSB_PLL_IC_PE1H                      (0x7<<3) //5:3
+#define RG_SSUSB_PLL_IC_U3                        (0x7<<0) //2:0
+
+//U3D_reg6
+#define RG_SSUSB_PLL_IR_PE2D                      (0xf<<24) //27:24
+#define RG_SSUSB_PLL_IR_PE2H                      (0xf<<16) //19:16
+#define RG_SSUSB_PLL_IR_PE1D                      (0xf<<8) //11:8
+#define RG_SSUSB_PLL_IR_PE1H                      (0xf<<4) //7:4
+#define RG_SSUSB_PLL_IR_U3                        (0xf<<0) //3:0
+
+//U3D_reg7
+#define RG_SSUSB_PLL_BP_PE2D                      (0xf<<24) //27:24
+#define RG_SSUSB_PLL_BP_PE2H                      (0xf<<16) //19:16
+#define RG_SSUSB_PLL_BP_PE1D                      (0xf<<8) //11:8
+#define RG_SSUSB_PLL_BP_PE1H                      (0xf<<4) //7:4
+#define RG_SSUSB_PLL_BP_U3                        (0xf<<0) //3:0
+
+//U3D_reg8
+#define RG_SSUSB_PLL_FBKSEL_PE2D                  (0x3<<24) //25:24
+#define RG_SSUSB_PLL_FBKSEL_PE2H                  (0x3<<16) //17:16
+#define RG_SSUSB_PLL_FBKSEL_PE1D                  (0x3<<8) //9:8
+#define RG_SSUSB_PLL_FBKSEL_PE1H                  (0x3<<2) //3:2
+#define RG_SSUSB_PLL_FBKSEL_U3                    (0x3<<0) //1:0
+
+//U3D_reg9
+#define RG_SSUSB_PLL_FBKDIV_PE2H                  (0x7f<<24) //30:24
+#define RG_SSUSB_PLL_FBKDIV_PE1D                  (0x7f<<16) //22:16
+#define RG_SSUSB_PLL_FBKDIV_PE1H                  (0x7f<<8) //14:8
+#define RG_SSUSB_PLL_FBKDIV_U3                    (0x7f<<0) //6:0
+
+//U3D_reg10
+#define RG_SSUSB_PLL_PREDIV_PE2D                  (0x3<<26) //27:26
+#define RG_SSUSB_PLL_PREDIV_PE2H                  (0x3<<24) //25:24
+#define RG_SSUSB_PLL_PREDIV_PE1D                  (0x3<<18) //19:18
+#define RG_SSUSB_PLL_PREDIV_PE1H                  (0x3<<16) //17:16
+#define RG_SSUSB_PLL_PREDIV_U3                    (0x3<<8) //9:8
+#define RG_SSUSB_PLL_FBKDIV_PE2D                  (0x7f<<0) //6:0
+
+//U3D_reg12
+#define RG_SSUSB_PLL_PCW_NCPO_U3                  (0x7fffffff<<0) //30:0
+
+//U3D_reg13
+#define RG_SSUSB_PLL_PCW_NCPO_PE1H                (0x7fffffff<<0) //30:0
+
+//U3D_reg14
+#define RG_SSUSB_PLL_PCW_NCPO_PE1D                (0x7fffffff<<0) //30:0
+
+//U3D_reg15
+#define RG_SSUSB_PLL_PCW_NCPO_PE2H                (0x7fffffff<<0) //30:0
+
+//U3D_reg16
+#define RG_SSUSB_PLL_PCW_NCPO_PE2D                (0x7fffffff<<0) //30:0
+
+//U3D_reg19
+#define RG_SSUSB_PLL_SSC_DELTA1_PE1H              (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_DELTA1_U3                (0xffff<<0) //15:0
+
+//U3D_reg20
+#define RG_SSUSB_PLL_SSC_DELTA1_PE2H              (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_DELTA1_PE1D              (0xffff<<0) //15:0
+
+//U3D_reg21
+#define RG_SSUSB_PLL_SSC_DELTA_U3                 (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_DELTA1_PE2D              (0xffff<<0) //15:0
+
+//U3D_reg23
+#define RG_SSUSB_PLL_SSC_DELTA_PE1D               (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_DELTA_PE1H               (0xffff<<0) //15:0
+
+//U3D_reg25
+#define RG_SSUSB_PLL_SSC_DELTA_PE2D               (0xffff<<16) //31:16
+#define RG_SSUSB_PLL_SSC_DELTA_PE2H               (0xffff<<0) //15:0
+
+//U3D_reg26
+#define RG_SSUSB_PLL_REFCKDIV_PE2D                (0x1<<25) //25:25
+#define RG_SSUSB_PLL_REFCKDIV_PE2H                (0x1<<24) //24:24
+#define RG_SSUSB_PLL_REFCKDIV_PE1D                (0x1<<16) //16:16
+#define RG_SSUSB_PLL_REFCKDIV_PE1H                (0x1<<8) //8:8
+#define RG_SSUSB_PLL_REFCKDIV_U3                  (0x1<<0) //0:0
+
+//U3D_reg28
+#define RG_SSUSB_CDR_BPA_PE2D                     (0x3<<24) //25:24
+#define RG_SSUSB_CDR_BPA_PE2H                     (0x3<<16) //17:16
+#define RG_SSUSB_CDR_BPA_PE1D                     (0x3<<10) //11:10
+#define RG_SSUSB_CDR_BPA_PE1H                     (0x3<<8) //9:8
+#define RG_SSUSB_CDR_BPA_U3                       (0x3<<0) //1:0
+
+//U3D_reg29
+#define RG_SSUSB_CDR_BPB_PE2D                     (0x7<<24) //26:24
+#define RG_SSUSB_CDR_BPB_PE2H                     (0x7<<16) //18:16
+#define RG_SSUSB_CDR_BPB_PE1D                     (0x7<<6) //8:6
+#define RG_SSUSB_CDR_BPB_PE1H                     (0x7<<3) //5:3
+#define RG_SSUSB_CDR_BPB_U3                       (0x7<<0) //2:0
+
+//U3D_reg30
+#define RG_SSUSB_CDR_BR_PE2D                      (0x7<<24) //26:24
+#define RG_SSUSB_CDR_BR_PE2H                      (0x7<<16) //18:16
+#define RG_SSUSB_CDR_BR_PE1D                      (0x7<<6) //8:6
+#define RG_SSUSB_CDR_BR_PE1H                      (0x7<<3) //5:3
+#define RG_SSUSB_CDR_BR_U3                        (0x7<<0) //2:0
+
+//U3D_reg31
+#define RG_SSUSB_CDR_FBDIV_PE2H                   (0x7f<<24) //30:24
+#define RG_SSUSB_CDR_FBDIV_PE1D                   (0x7f<<16) //22:16
+#define RG_SSUSB_CDR_FBDIV_PE1H                   (0x7f<<8) //14:8
+#define RG_SSUSB_CDR_FBDIV_U3                     (0x7f<<0) //6:0
+
+//U3D_reg32
+#define RG_SSUSB_EQ_RSTEP1_PE2D                   (0x3<<30) //31:30
+#define RG_SSUSB_EQ_RSTEP1_PE2H                   (0x3<<28) //29:28
+#define RG_SSUSB_EQ_RSTEP1_PE1D                   (0x3<<26) //27:26
+#define RG_SSUSB_EQ_RSTEP1_PE1H                   (0x3<<24) //25:24
+#define RG_SSUSB_EQ_RSTEP1_U3                     (0x3<<22) //23:22
+#define RG_SSUSB_LFPS_DEGLITCH_PE2D               (0x3<<20) //21:20
+#define RG_SSUSB_LFPS_DEGLITCH_PE2H               (0x3<<18) //19:18
+#define RG_SSUSB_LFPS_DEGLITCH_PE1D               (0x3<<16) //17:16
+#define RG_SSUSB_LFPS_DEGLITCH_PE1H               (0x3<<14) //15:14
+#define RG_SSUSB_LFPS_DEGLITCH_U3                 (0x3<<12) //13:12
+#define RG_SSUSB_CDR_KVSEL_PE2D                   (0x1<<11) //11:11
+#define RG_SSUSB_CDR_KVSEL_PE2H                   (0x1<<10) //10:10
+#define RG_SSUSB_CDR_KVSEL_PE1D                   (0x1<<9) //9:9
+#define RG_SSUSB_CDR_KVSEL_PE1H                   (0x1<<8) //8:8
+#define RG_SSUSB_CDR_KVSEL_U3                     (0x1<<7) //7:7
+#define RG_SSUSB_CDR_FBDIV_PE2D                   (0x7f<<0) //6:0
+
+//U3D_reg33
+#define RG_SSUSB_RX_CMPWD_PE2D                    (0x1<<26) //26:26
+#define RG_SSUSB_RX_CMPWD_PE2H                    (0x1<<25) //25:25
+#define RG_SSUSB_RX_CMPWD_PE1D                    (0x1<<24) //24:24
+#define RG_SSUSB_RX_CMPWD_PE1H                    (0x1<<23) //23:23
+#define RG_SSUSB_RX_CMPWD_U3                      (0x1<<16) //16:16
+#define RG_SSUSB_EQ_RSTEP2_PE2D                   (0x3<<8) //9:8
+#define RG_SSUSB_EQ_RSTEP2_PE2H                   (0x3<<6) //7:6
+#define RG_SSUSB_EQ_RSTEP2_PE1D                   (0x3<<4) //5:4
+#define RG_SSUSB_EQ_RSTEP2_PE1H                   (0x3<<2) //3:2
+#define RG_SSUSB_EQ_RSTEP2_U3                     (0x3<<0) //1:0
+
+
+/* OFFSET  */
+
+//U3D_reg0
+#define RG_PCIE_SPEED_PE2D_OFST                   (24)
+#define RG_PCIE_SPEED_PE2H_OFST                   (23)
+#define RG_PCIE_SPEED_PE1D_OFST                   (22)
+#define RG_PCIE_SPEED_PE1H_OFST                   (21)
+#define RG_PCIE_SPEED_U3_OFST                     (20)
+#define RG_SSUSB_XTAL_EXT_EN_PE2D_OFST            (18)
+#define RG_SSUSB_XTAL_EXT_EN_PE2H_OFST            (16)
+#define RG_SSUSB_XTAL_EXT_EN_PE1D_OFST            (14)
+#define RG_SSUSB_XTAL_EXT_EN_PE1H_OFST            (12)
+#define RG_SSUSB_XTAL_EXT_EN_U3_OFST              (10)
+#define RG_SSUSB_CDR_REFCK_SEL_PE2D_OFST          (8)
+#define RG_SSUSB_CDR_REFCK_SEL_PE2H_OFST          (6)
+#define RG_SSUSB_CDR_REFCK_SEL_PE1D_OFST          (4)
+#define RG_SSUSB_CDR_REFCK_SEL_PE1H_OFST          (2)
+#define RG_SSUSB_CDR_REFCK_SEL_U3_OFST            (0)
+
+//U3D_reg1
+#define RG_USB20_REFCK_SEL_PE2D_OFST              (30)
+#define RG_USB20_REFCK_SEL_PE2H_OFST              (29)
+#define RG_USB20_REFCK_SEL_PE1D_OFST              (28)
+#define RG_USB20_REFCK_SEL_PE1H_OFST              (27)
+#define RG_USB20_REFCK_SEL_U3_OFST                (26)
+#define RG_PCIE_REFCK_DIV4_PE2D_OFST              (25)
+#define RG_PCIE_REFCK_DIV4_PE2H_OFST              (24)
+#define RG_PCIE_REFCK_DIV4_PE1D_OFST              (18)
+#define RG_PCIE_REFCK_DIV4_PE1H_OFST              (17)
+#define RG_PCIE_REFCK_DIV4_U3_OFST                (16)
+#define RG_PCIE_MODE_PE2D_OFST                    (8)
+#define RG_PCIE_MODE_PE2H_OFST                    (3)
+#define RG_PCIE_MODE_PE1D_OFST                    (2)
+#define RG_PCIE_MODE_PE1H_OFST                    (1)
+#define RG_PCIE_MODE_U3_OFST                      (0)
+
+//U3D_reg4
+#define RG_SSUSB_PLL_DIVEN_PE2D_OFST              (22)
+#define RG_SSUSB_PLL_DIVEN_PE2H_OFST              (19)
+#define RG_SSUSB_PLL_DIVEN_PE1D_OFST              (16)
+#define RG_SSUSB_PLL_DIVEN_PE1H_OFST              (13)
+#define RG_SSUSB_PLL_DIVEN_U3_OFST                (10)
+#define RG_SSUSB_PLL_BC_PE2D_OFST                 (8)
+#define RG_SSUSB_PLL_BC_PE2H_OFST                 (6)
+#define RG_SSUSB_PLL_BC_PE1D_OFST                 (4)
+#define RG_SSUSB_PLL_BC_PE1H_OFST                 (2)
+#define RG_SSUSB_PLL_BC_U3_OFST                   (0)
+
+//U3D_reg5
+#define RG_SSUSB_PLL_BR_PE2D_OFST                 (27)
+#define RG_SSUSB_PLL_BR_PE2H_OFST                 (24)
+#define RG_SSUSB_PLL_BR_PE1D_OFST                 (21)
+#define RG_SSUSB_PLL_BR_PE1H_OFST                 (18)
+#define RG_SSUSB_PLL_BR_U3_OFST                   (15)
+#define RG_SSUSB_PLL_IC_PE2D_OFST                 (12)
+#define RG_SSUSB_PLL_IC_PE2H_OFST                 (9)
+#define RG_SSUSB_PLL_IC_PE1D_OFST                 (6)
+#define RG_SSUSB_PLL_IC_PE1H_OFST                 (3)
+#define RG_SSUSB_PLL_IC_U3_OFST                   (0)
+
+//U3D_reg6
+#define RG_SSUSB_PLL_IR_PE2D_OFST                 (24)
+#define RG_SSUSB_PLL_IR_PE2H_OFST                 (16)
+#define RG_SSUSB_PLL_IR_PE1D_OFST                 (8)
+#define RG_SSUSB_PLL_IR_PE1H_OFST                 (4)
+#define RG_SSUSB_PLL_IR_U3_OFST                   (0)
+
+//U3D_reg7
+#define RG_SSUSB_PLL_BP_PE2D_OFST                 (24)
+#define RG_SSUSB_PLL_BP_PE2H_OFST                 (16)
+#define RG_SSUSB_PLL_BP_PE1D_OFST                 (8)
+#define RG_SSUSB_PLL_BP_PE1H_OFST                 (4)
+#define RG_SSUSB_PLL_BP_U3_OFST                   (0)
+
+//U3D_reg8
+#define RG_SSUSB_PLL_FBKSEL_PE2D_OFST             (24)
+#define RG_SSUSB_PLL_FBKSEL_PE2H_OFST             (16)
+#define RG_SSUSB_PLL_FBKSEL_PE1D_OFST             (8)
+#define RG_SSUSB_PLL_FBKSEL_PE1H_OFST             (2)
+#define RG_SSUSB_PLL_FBKSEL_U3_OFST               (0)
+
+//U3D_reg9
+#define RG_SSUSB_PLL_FBKDIV_PE2H_OFST             (24)
+#define RG_SSUSB_PLL_FBKDIV_PE1D_OFST             (16)
+#define RG_SSUSB_PLL_FBKDIV_PE1H_OFST             (8)
+#define RG_SSUSB_PLL_FBKDIV_U3_OFST               (0)
+
+//U3D_reg10
+#define RG_SSUSB_PLL_PREDIV_PE2D_OFST             (26)
+#define RG_SSUSB_PLL_PREDIV_PE2H_OFST             (24)
+#define RG_SSUSB_PLL_PREDIV_PE1D_OFST             (18)
+#define RG_SSUSB_PLL_PREDIV_PE1H_OFST             (16)
+#define RG_SSUSB_PLL_PREDIV_U3_OFST               (8)
+#define RG_SSUSB_PLL_FBKDIV_PE2D_OFST             (0)
+
+//U3D_reg12
+#define RG_SSUSB_PLL_PCW_NCPO_U3_OFST             (0)
+
+//U3D_reg13
+#define RG_SSUSB_PLL_PCW_NCPO_PE1H_OFST           (0)
+
+//U3D_reg14
+#define RG_SSUSB_PLL_PCW_NCPO_PE1D_OFST           (0)
+
+//U3D_reg15
+#define RG_SSUSB_PLL_PCW_NCPO_PE2H_OFST           (0)
+
+//U3D_reg16
+#define RG_SSUSB_PLL_PCW_NCPO_PE2D_OFST           (0)
+
+//U3D_reg19
+#define RG_SSUSB_PLL_SSC_DELTA1_PE1H_OFST         (16)
+#define RG_SSUSB_PLL_SSC_DELTA1_U3_OFST           (0)
+
+//U3D_reg20
+#define RG_SSUSB_PLL_SSC_DELTA1_PE2H_OFST         (16)
+#define RG_SSUSB_PLL_SSC_DELTA1_PE1D_OFST         (0)
+
+//U3D_reg21
+#define RG_SSUSB_PLL_SSC_DELTA_U3_OFST            (16)
+#define RG_SSUSB_PLL_SSC_DELTA1_PE2D_OFST         (0)
+
+//U3D_reg23
+#define RG_SSUSB_PLL_SSC_DELTA_PE1D_OFST          (16)
+#define RG_SSUSB_PLL_SSC_DELTA_PE1H_OFST          (0)
+
+//U3D_reg25
+#define RG_SSUSB_PLL_SSC_DELTA_PE2D_OFST          (16)
+#define RG_SSUSB_PLL_SSC_DELTA_PE2H_OFST          (0)
+
+//U3D_reg26
+#define RG_SSUSB_PLL_REFCKDIV_PE2D_OFST           (25)
+#define RG_SSUSB_PLL_REFCKDIV_PE2H_OFST           (24)
+#define RG_SSUSB_PLL_REFCKDIV_PE1D_OFST           (16)
+#define RG_SSUSB_PLL_REFCKDIV_PE1H_OFST           (8)
+#define RG_SSUSB_PLL_REFCKDIV_U3_OFST             (0)
+
+//U3D_reg28
+#define RG_SSUSB_CDR_BPA_PE2D_OFST                (24)
+#define RG_SSUSB_CDR_BPA_PE2H_OFST                (16)
+#define RG_SSUSB_CDR_BPA_PE1D_OFST                (10)
+#define RG_SSUSB_CDR_BPA_PE1H_OFST                (8)
+#define RG_SSUSB_CDR_BPA_U3_OFST                  (0)
+
+//U3D_reg29
+#define RG_SSUSB_CDR_BPB_PE2D_OFST                (24)
+#define RG_SSUSB_CDR_BPB_PE2H_OFST                (16)
+#define RG_SSUSB_CDR_BPB_PE1D_OFST                (6)
+#define RG_SSUSB_CDR_BPB_PE1H_OFST                (3)
+#define RG_SSUSB_CDR_BPB_U3_OFST                  (0)
+
+//U3D_reg30
+#define RG_SSUSB_CDR_BR_PE2D_OFST                 (24)
+#define RG_SSUSB_CDR_BR_PE2H_OFST                 (16)
+#define RG_SSUSB_CDR_BR_PE1D_OFST                 (6)
+#define RG_SSUSB_CDR_BR_PE1H_OFST                 (3)
+#define RG_SSUSB_CDR_BR_U3_OFST                   (0)
+
+//U3D_reg31
+#define RG_SSUSB_CDR_FBDIV_PE2H_OFST              (24)
+#define RG_SSUSB_CDR_FBDIV_PE1D_OFST              (16)
+#define RG_SSUSB_CDR_FBDIV_PE1H_OFST              (8)
+#define RG_SSUSB_CDR_FBDIV_U3_OFST                (0)
+
+//U3D_reg32
+#define RG_SSUSB_EQ_RSTEP1_PE2D_OFST              (30)
+#define RG_SSUSB_EQ_RSTEP1_PE2H_OFST              (28)
+#define RG_SSUSB_EQ_RSTEP1_PE1D_OFST              (26)
+#define RG_SSUSB_EQ_RSTEP1_PE1H_OFST              (24)
+#define RG_SSUSB_EQ_RSTEP1_U3_OFST                (22)
+#define RG_SSUSB_LFPS_DEGLITCH_PE2D_OFST          (20)
+#define RG_SSUSB_LFPS_DEGLITCH_PE2H_OFST          (18)
+#define RG_SSUSB_LFPS_DEGLITCH_PE1D_OFST          (16)
+#define RG_SSUSB_LFPS_DEGLITCH_PE1H_OFST          (14)
+#define RG_SSUSB_LFPS_DEGLITCH_U3_OFST            (12)
+#define RG_SSUSB_CDR_KVSEL_PE2D_OFST              (11)
+#define RG_SSUSB_CDR_KVSEL_PE2H_OFST              (10)
+#define RG_SSUSB_CDR_KVSEL_PE1D_OFST              (9)
+#define RG_SSUSB_CDR_KVSEL_PE1H_OFST              (8)
+#define RG_SSUSB_CDR_KVSEL_U3_OFST                (7)
+#define RG_SSUSB_CDR_FBDIV_PE2D_OFST              (0)
+
+//U3D_reg33
+#define RG_SSUSB_RX_CMPWD_PE2D_OFST               (26)
+#define RG_SSUSB_RX_CMPWD_PE2H_OFST               (25)
+#define RG_SSUSB_RX_CMPWD_PE1D_OFST               (24)
+#define RG_SSUSB_RX_CMPWD_PE1H_OFST               (23)
+#define RG_SSUSB_RX_CMPWD_U3_OFST                 (16)
+#define RG_SSUSB_EQ_RSTEP2_PE2D_OFST              (8)
+#define RG_SSUSB_EQ_RSTEP2_PE2H_OFST              (6)
+#define RG_SSUSB_EQ_RSTEP2_PE1D_OFST              (4)
+#define RG_SSUSB_EQ_RSTEP2_PE1H_OFST              (2)
+#define RG_SSUSB_EQ_RSTEP2_U3_OFST                (0)
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct u3phyd_reg {
+	//0x0
+	PHY_LE32 phyd_mix0;
+	PHY_LE32 phyd_mix1;
+	PHY_LE32 phyd_lfps0;
+	PHY_LE32 phyd_lfps1;
+	//0x10
+	PHY_LE32 phyd_impcal0;
+	PHY_LE32 phyd_impcal1;
+	PHY_LE32 phyd_txpll0;
+	PHY_LE32 phyd_txpll1;
+	//0x20
+	PHY_LE32 phyd_txpll2;
+	PHY_LE32 phyd_fl0;
+	PHY_LE32 phyd_mix2;
+	PHY_LE32 phyd_rx0;
+	//0x30
+	PHY_LE32 phyd_t2rlb;
+	PHY_LE32 phyd_cppat;
+	PHY_LE32 phyd_mix3;
+	PHY_LE32 phyd_ebufctl;
+	//0x40
+	PHY_LE32 phyd_pipe0;
+	PHY_LE32 phyd_pipe1;
+	PHY_LE32 phyd_mix4;
+	PHY_LE32 phyd_ckgen0;
+	//0x50
+	PHY_LE32 phyd_mix5;
+	PHY_LE32 phyd_reserved;
+	PHY_LE32 phyd_cdr0;
+	PHY_LE32 phyd_cdr1;
+	//0x60
+	PHY_LE32 phyd_pll_0;
+	PHY_LE32 phyd_pll_1;
+	PHY_LE32 phyd_bcn_det_1;
+	PHY_LE32 phyd_bcn_det_2;
+	//0x70
+	PHY_LE32 eq0;
+	PHY_LE32 eq1;
+	PHY_LE32 eq2;
+	PHY_LE32 eq3;
+	//0x80
+	PHY_LE32 eq_eye0;
+	PHY_LE32 eq_eye1;
+	PHY_LE32 eq_eye2;
+	PHY_LE32 eq_dfe0;
+	//0x90
+	PHY_LE32 eq_dfe1;
+	PHY_LE32 eq_dfe2;
+	PHY_LE32 eq_dfe3;
+	PHY_LE32 reserve0;
+	//0xa0
+	PHY_LE32 phyd_mon0;
+	PHY_LE32 phyd_mon1;
+	PHY_LE32 phyd_mon2;
+	PHY_LE32 phyd_mon3;
+	//0xb0
+	PHY_LE32 phyd_mon4;
+	PHY_LE32 phyd_mon5;
+	PHY_LE32 phyd_mon6;
+	PHY_LE32 phyd_mon7;
+	//0xc0
+	PHY_LE32 phya_rx_mon0;
+	PHY_LE32 phya_rx_mon1;
+	PHY_LE32 phya_rx_mon2;
+	PHY_LE32 phya_rx_mon3;
+	//0xd0
+	PHY_LE32 phya_rx_mon4;
+	PHY_LE32 phya_rx_mon5;
+	PHY_LE32 phyd_cppat2;
+	PHY_LE32 eq_eye3;
+	//0xe0
+	PHY_LE32 kband_out;
+	PHY_LE32 kband_out1;
+};
+
+//U3D_PHYD_MIX0
+#define RG_SSUSB_P_P3_TX_NG                       (0x1<<31) //31:31
+#define RG_SSUSB_TSEQ_EN                          (0x1<<30) //30:30
+#define RG_SSUSB_TSEQ_POLEN                       (0x1<<29) //29:29
+#define RG_SSUSB_TSEQ_POL                         (0x1<<28) //28:28
+#define RG_SSUSB_P_P3_PCLK_NG                     (0x1<<27) //27:27
+#define RG_SSUSB_TSEQ_TH                          (0x7<<24) //26:24
+#define RG_SSUSB_PRBS_BERTH                       (0xff<<16) //23:16
+#define RG_SSUSB_DISABLE_PHY_U2_ON                (0x1<<15) //15:15
+#define RG_SSUSB_DISABLE_PHY_U2_OFF               (0x1<<14) //14:14
+#define RG_SSUSB_PRBS_EN                          (0x1<<13) //13:13
+#define RG_SSUSB_BPSLOCK                          (0x1<<12) //12:12
+#define RG_SSUSB_RTCOMCNT                         (0xf<<8) //11:8
+#define RG_SSUSB_COMCNT                           (0xf<<4) //7:4
+#define RG_SSUSB_PRBSEL_CALIB                     (0xf<<0) //3:0
+
+//U3D_PHYD_MIX1
+#define RG_SSUSB_SLEEP_EN                         (0x1<<31) //31:31
+#define RG_SSUSB_PRBSEL_PCS                       (0x7<<28) //30:28
+#define RG_SSUSB_TXLFPS_PRD                       (0xf<<24) //27:24
+#define RG_SSUSB_P_RX_P0S_CK                      (0x1<<23) //23:23
+#define RG_SSUSB_P_TX_P0S_CK                      (0x1<<22) //22:22
+#define RG_SSUSB_PDNCTL                           (0x3f<<16) //21:16
+#define RG_SSUSB_TX_DRV_EN                        (0x1<<15) //15:15
+#define RG_SSUSB_TX_DRV_SEL                       (0x1<<14) //14:14
+#define RG_SSUSB_TX_DRV_DLY                       (0x3f<<8) //13:8
+#define RG_SSUSB_BERT_EN                          (0x1<<7) //7:7
+#define RG_SSUSB_SCP_TH                           (0x7<<4) //6:4
+#define RG_SSUSB_SCP_EN                           (0x1<<3) //3:3
+#define RG_SSUSB_RXANSIDEC_TEST                   (0x7<<0) //2:0
+
+//U3D_PHYD_LFPS0
+#define RG_SSUSB_LFPS_PWD                         (0x1<<30) //30:30
+#define RG_SSUSB_FORCE_LFPS_PWD                   (0x1<<29) //29:29
+#define RG_SSUSB_RXLFPS_OVF                       (0x1f<<24) //28:24
+#define RG_SSUSB_P3_ENTRY_SEL                     (0x1<<23) //23:23
+#define RG_SSUSB_P3_ENTRY                         (0x1<<22) //22:22
+#define RG_SSUSB_RXLFPS_CDRSEL                    (0x3<<20) //21:20
+#define RG_SSUSB_RXLFPS_CDRTH                     (0xf<<16) //19:16
+#define RG_SSUSB_LOCK5G_BLOCK                     (0x1<<15) //15:15
+#define RG_SSUSB_TFIFO_EXT_D_SEL                  (0x1<<14) //14:14
+#define RG_SSUSB_TFIFO_NO_EXTEND                  (0x1<<13) //13:13
+#define RG_SSUSB_RXLFPS_LOB                       (0x1f<<8) //12:8
+#define RG_SSUSB_TXLFPS_EN                        (0x1<<7) //7:7
+#define RG_SSUSB_TXLFPS_SEL                       (0x1<<6) //6:6
+#define RG_SSUSB_RXLFPS_CDRLOCK                   (0x1<<5) //5:5
+#define RG_SSUSB_RXLFPS_UPB                       (0x1f<<0) //4:0
+
+//U3D_PHYD_LFPS1
+#define RG_SSUSB_RX_IMP_BIAS                      (0xf<<28) //31:28
+#define RG_SSUSB_TX_IMP_BIAS                      (0xf<<24) //27:24
+#define RG_SSUSB_FWAKE_TH                         (0x3f<<16) //21:16
+#define RG_SSUSB_RXLFPS_UDF                       (0x1f<<8) //12:8
+#define RG_SSUSB_RXLFPS_P0IDLETH                  (0xff<<0) //7:0
+
+//U3D_PHYD_IMPCAL0
+#define RG_SSUSB_FORCE_TX_IMPSEL                  (0x1<<31) //31:31
+#define RG_SSUSB_TX_IMPCAL_EN                     (0x1<<30) //30:30
+#define RG_SSUSB_FORCE_TX_IMPCAL_EN               (0x1<<29) //29:29
+#define RG_SSUSB_TX_IMPSEL                        (0x1f<<24) //28:24
+#define RG_SSUSB_TX_IMPCAL_CALCYC                 (0x3f<<16) //21:16
+#define RG_SSUSB_TX_IMPCAL_STBCYC                 (0x1f<<10) //14:10
+#define RG_SSUSB_TX_IMPCAL_CYCCNT                 (0x3ff<<0) //9:0
+
+//U3D_PHYD_IMPCAL1
+#define RG_SSUSB_FORCE_RX_IMPSEL                  (0x1<<31) //31:31
+#define RG_SSUSB_RX_IMPCAL_EN                     (0x1<<30) //30:30
+#define RG_SSUSB_FORCE_RX_IMPCAL_EN               (0x1<<29) //29:29
+#define RG_SSUSB_RX_IMPSEL                        (0x1f<<24) //28:24
+#define RG_SSUSB_RX_IMPCAL_CALCYC                 (0x3f<<16) //21:16
+#define RG_SSUSB_RX_IMPCAL_STBCYC                 (0x1f<<10) //14:10
+#define RG_SSUSB_RX_IMPCAL_CYCCNT                 (0x3ff<<0) //9:0
+
+//U3D_PHYD_TXPLL0
+#define RG_SSUSB_TXPLL_DDSEN_CYC                  (0x1f<<27) //31:27
+#define RG_SSUSB_TXPLL_ON                         (0x1<<26) //26:26
+#define RG_SSUSB_FORCE_TXPLLON                    (0x1<<25) //25:25
+#define RG_SSUSB_TXPLL_STBCYC                     (0x1ff<<16) //24:16
+#define RG_SSUSB_TXPLL_NCPOCHG_CYC                (0xf<<12) //15:12
+#define RG_SSUSB_TXPLL_NCPOEN_CYC                 (0x3<<10) //11:10
+#define RG_SSUSB_TXPLL_DDSRSTB_CYC                (0x7<<0) //2:0
+
+//U3D_PHYD_TXPLL1
+#define RG_SSUSB_PLL_NCPO_EN                      (0x1<<31) //31:31
+#define RG_SSUSB_PLL_FIFO_START_MAN               (0x1<<30) //30:30
+#define RG_SSUSB_PLL_NCPO_CHG                     (0x1<<28) //28:28
+#define RG_SSUSB_PLL_DDS_RSTB                     (0x1<<27) //27:27
+#define RG_SSUSB_PLL_DDS_PWDB                     (0x1<<26) //26:26
+#define RG_SSUSB_PLL_DDSEN                        (0x1<<25) //25:25
+#define RG_SSUSB_PLL_AUTOK_VCO                    (0x1<<24) //24:24
+#define RG_SSUSB_PLL_PWD                          (0x1<<23) //23:23
+#define RG_SSUSB_RX_AFE_PWD                       (0x1<<22) //22:22
+#define RG_SSUSB_PLL_TCADJ                        (0x3f<<16) //21:16
+#define RG_SSUSB_FORCE_CDR_TCADJ                  (0x1<<15) //15:15
+#define RG_SSUSB_FORCE_CDR_AUTOK_VCO              (0x1<<14) //14:14
+#define RG_SSUSB_FORCE_CDR_PWD                    (0x1<<13) //13:13
+#define RG_SSUSB_FORCE_PLL_NCPO_EN                (0x1<<12) //12:12
+#define RG_SSUSB_FORCE_PLL_FIFO_START_MAN         (0x1<<11) //11:11
+#define RG_SSUSB_FORCE_PLL_NCPO_CHG               (0x1<<9) //9:9
+#define RG_SSUSB_FORCE_PLL_DDS_RSTB               (0x1<<8) //8:8
+#define RG_SSUSB_FORCE_PLL_DDS_PWDB               (0x1<<7) //7:7
+#define RG_SSUSB_FORCE_PLL_DDSEN                  (0x1<<6) //6:6
+#define RG_SSUSB_FORCE_PLL_TCADJ                  (0x1<<5) //5:5
+#define RG_SSUSB_FORCE_PLL_AUTOK_VCO              (0x1<<4) //4:4
+#define RG_SSUSB_FORCE_PLL_PWD                    (0x1<<3) //3:3
+#define RG_SSUSB_FLT_1_DISPERR_B                  (0x1<<2) //2:2
+
+//U3D_PHYD_TXPLL2
+#define RG_SSUSB_TX_LFPS_EN                       (0x1<<31) //31:31
+#define RG_SSUSB_FORCE_TX_LFPS_EN                 (0x1<<30) //30:30
+#define RG_SSUSB_TX_LFPS                          (0x1<<29) //29:29
+#define RG_SSUSB_FORCE_TX_LFPS                    (0x1<<28) //28:28
+#define RG_SSUSB_RXPLL_STB                        (0x1<<27) //27:27
+#define RG_SSUSB_TXPLL_STB                        (0x1<<26) //26:26
+#define RG_SSUSB_FORCE_RXPLL_STB                  (0x1<<25) //25:25
+#define RG_SSUSB_FORCE_TXPLL_STB                  (0x1<<24) //24:24
+#define RG_SSUSB_RXPLL_REFCKSEL                   (0x1<<16) //16:16
+#define RG_SSUSB_RXPLL_STBMODE                    (0x1<<11) //11:11
+#define RG_SSUSB_RXPLL_ON                         (0x1<<10) //10:10
+#define RG_SSUSB_FORCE_RXPLLON                    (0x1<<9) //9:9
+#define RG_SSUSB_FORCE_RX_AFE_PWD                 (0x1<<8) //8:8
+#define RG_SSUSB_CDR_AUTOK_VCO                    (0x1<<7) //7:7
+#define RG_SSUSB_CDR_PWD                          (0x1<<6) //6:6
+#define RG_SSUSB_CDR_TCADJ                        (0x3f<<0) //5:0
+
+//U3D_PHYD_FL0
+#define RG_SSUSB_RX_FL_TARGET                     (0xffff<<16) //31:16
+#define RG_SSUSB_RX_FL_CYCLECNT                   (0xffff<<0) //15:0
+
+//U3D_PHYD_MIX2
+#define RG_SSUSB_RX_EQ_RST                        (0x1<<31) //31:31
+#define RG_SSUSB_RX_EQ_RST_SEL                    (0x1<<30) //30:30
+#define RG_SSUSB_RXVAL_RST                        (0x1<<29) //29:29
+#define RG_SSUSB_RXVAL_CNT                        (0x1f<<24) //28:24
+#define RG_SSUSB_CDROS_EN                         (0x1<<18) //18:18
+#define RG_SSUSB_CDR_LCKOP                        (0x3<<16) //17:16
+#define RG_SSUSB_RX_FL_LOCKTH                     (0xf<<8) //11:8
+#define RG_SSUSB_RX_FL_OFFSET                     (0xff<<0) //7:0
+
+//U3D_PHYD_RX0
+#define RG_SSUSB_T2RLB_BERTH                      (0xff<<24) //31:24
+#define RG_SSUSB_T2RLB_PAT                        (0xff<<16) //23:16
+#define RG_SSUSB_T2RLB_EN                         (0x1<<15) //15:15
+#define RG_SSUSB_T2RLB_BPSCRAMB                   (0x1<<14) //14:14
+#define RG_SSUSB_T2RLB_SERIAL                     (0x1<<13) //13:13
+#define RG_SSUSB_T2RLB_MODE                       (0x3<<11) //12:11
+#define RG_SSUSB_RX_SAOSC_EN                      (0x1<<10) //10:10
+#define RG_SSUSB_RX_SAOSC_EN_SEL                  (0x1<<9) //9:9
+#define RG_SSUSB_RX_DFE_OPTION                    (0x1<<8) //8:8
+#define RG_SSUSB_RX_DFE_EN                        (0x1<<7) //7:7
+#define RG_SSUSB_RX_DFE_EN_SEL                    (0x1<<6) //6:6
+#define RG_SSUSB_RX_EQ_EN                         (0x1<<5) //5:5
+#define RG_SSUSB_RX_EQ_EN_SEL                     (0x1<<4) //4:4
+#define RG_SSUSB_RX_SAOSC_RST                     (0x1<<3) //3:3
+#define RG_SSUSB_RX_SAOSC_RST_SEL                 (0x1<<2) //2:2
+#define RG_SSUSB_RX_DFE_RST                       (0x1<<1) //1:1
+#define RG_SSUSB_RX_DFE_RST_SEL                   (0x1<<0) //0:0
+
+//U3D_PHYD_T2RLB
+#define RG_SSUSB_EQTRAIN_CH_MODE                  (0x1<<28) //28:28
+#define RG_SSUSB_PRB_OUT_CPPAT                    (0x1<<27) //27:27
+#define RG_SSUSB_BPANSIENC                        (0x1<<26) //26:26
+#define RG_SSUSB_VALID_EN                         (0x1<<25) //25:25
+#define RG_SSUSB_EBUF_SRST                        (0x1<<24) //24:24
+#define RG_SSUSB_K_EMP                            (0xf<<20) //23:20
+#define RG_SSUSB_K_FUL                            (0xf<<16) //19:16
+#define RG_SSUSB_T2RLB_BDATRST                    (0xf<<12) //15:12
+#define RG_SSUSB_P_T2RLB_SKP_EN                   (0x1<<10) //10:10
+#define RG_SSUSB_T2RLB_PATMODE                    (0x3<<8) //9:8
+#define RG_SSUSB_T2RLB_TSEQCNT                    (0xff<<0) //7:0
+
+//U3D_PHYD_CPPAT
+#define RG_SSUSB_CPPAT_PROGRAM_EN                 (0x1<<24) //24:24
+#define RG_SSUSB_CPPAT_TOZ                        (0x3<<21) //22:21
+#define RG_SSUSB_CPPAT_PRBS_EN                    (0x1<<20) //20:20
+#define RG_SSUSB_CPPAT_OUT_TMP2                   (0xf<<16) //19:16
+#define RG_SSUSB_CPPAT_OUT_TMP1                   (0xff<<8) //15:8
+#define RG_SSUSB_CPPAT_OUT_TMP0                   (0xff<<0) //7:0
+
+//U3D_PHYD_MIX3
+#define RG_SSUSB_CDR_TCADJ_MINUS                  (0x1<<31) //31:31
+#define RG_SSUSB_P_CDROS_EN                       (0x1<<30) //30:30
+#define RG_SSUSB_P_P2_TX_DRV_DIS                  (0x1<<28) //28:28
+#define RG_SSUSB_CDR_TCADJ_OFFSET                 (0x7<<24) //26:24
+#define RG_SSUSB_PLL_TCADJ_MINUS                  (0x1<<23) //23:23
+#define RG_SSUSB_FORCE_PLL_BIAS_LPF_EN            (0x1<<20) //20:20
+#define RG_SSUSB_PLL_BIAS_LPF_EN                  (0x1<<19) //19:19
+#define RG_SSUSB_PLL_TCADJ_OFFSET                 (0x7<<16) //18:16
+#define RG_SSUSB_FORCE_PLL_SSCEN                  (0x1<<15) //15:15
+#define RG_SSUSB_PLL_SSCEN                        (0x1<<14) //14:14
+#define RG_SSUSB_FORCE_CDR_PI_PWD                 (0x1<<13) //13:13
+#define RG_SSUSB_CDR_PI_PWD                       (0x1<<12) //12:12
+#define RG_SSUSB_CDR_PI_MODE                      (0x1<<11) //11:11
+#define RG_SSUSB_TXPLL_SSCEN_CYC                  (0x3ff<<0) //9:0
+
+//U3D_PHYD_EBUFCTL
+#define RG_SSUSB_EBUFCTL                          (0xffffffff<<0) //31:0
+
+//U3D_PHYD_PIPE0
+#define RG_SSUSB_RXTERMINATION                    (0x1<<30) //30:30
+#define RG_SSUSB_RXEQTRAINING                     (0x1<<29) //29:29
+#define RG_SSUSB_RXPOLARITY                       (0x1<<28) //28:28
+#define RG_SSUSB_TXDEEMPH                         (0x3<<26) //27:26
+#define RG_SSUSB_POWERDOWN                        (0x3<<24) //25:24
+#define RG_SSUSB_TXONESZEROS                      (0x1<<23) //23:23
+#define RG_SSUSB_TXELECIDLE                       (0x1<<22) //22:22
+#define RG_SSUSB_TXDETECTRX                       (0x1<<21) //21:21
+#define RG_SSUSB_PIPE_SEL                         (0x1<<20) //20:20
+#define RG_SSUSB_TXDATAK                          (0xf<<16) //19:16
+#define RG_SSUSB_CDR_STABLE_SEL                   (0x1<<15) //15:15
+#define RG_SSUSB_CDR_STABLE                       (0x1<<14) //14:14
+#define RG_SSUSB_CDR_RSTB_SEL                     (0x1<<13) //13:13
+#define RG_SSUSB_CDR_RSTB                         (0x1<<12) //12:12
+#define RG_SSUSB_P_ERROR_SEL                      (0x3<<4) //5:4
+#define RG_SSUSB_TXMARGIN                         (0x7<<1) //3:1
+#define RG_SSUSB_TXCOMPLIANCE                     (0x1<<0) //0:0
+
+//U3D_PHYD_PIPE1
+#define RG_SSUSB_TXDATA                           (0xffffffff<<0) //31:0
+
+//U3D_PHYD_MIX4
+#define RG_SSUSB_CDROS_CNT                        (0x3f<<24) //29:24
+#define RG_SSUSB_T2RLB_BER_EN                     (0x1<<16) //16:16
+#define RG_SSUSB_T2RLB_BER_RATE                   (0xffff<<0) //15:0
+
+//U3D_PHYD_CKGEN0
+#define RG_SSUSB_RFIFO_IMPLAT                     (0x1<<27) //27:27
+#define RG_SSUSB_TFIFO_PSEL                       (0x7<<24) //26:24
+#define RG_SSUSB_CKGEN_PSEL                       (0x3<<8) //9:8
+#define RG_SSUSB_RXCK_INV                         (0x1<<0) //0:0
+
+//U3D_PHYD_MIX5
+#define RG_SSUSB_PRB_SEL                          (0xffff<<16) //31:16
+#define RG_SSUSB_RXPLL_STBCYC                     (0x7ff<<0) //10:0
+
+//U3D_PHYD_RESERVED
+#define RG_SSUSB_PHYD_RESERVE                     (0xffffffff<<0) //31:0
+//#define RG_SSUSB_RX_SIGDET_SEL                    (0x1<<11)
+//#define RG_SSUSB_RX_SIGDET_EN                     (0x1<<12)
+//#define RG_SSUSB_RX_PI_CAL_MANUAL_SEL             (0x1<<9)
+//#define RG_SSUSB_RX_PI_CAL_MANUAL_EN              (0x1<<10)
+
+//U3D_PHYD_CDR0
+#define RG_SSUSB_CDR_BIC_LTR                      (0xf<<28) //31:28
+#define RG_SSUSB_CDR_BIC_LTD0                     (0xf<<24) //27:24
+#define RG_SSUSB_CDR_BC_LTD1                      (0x1f<<16) //20:16
+#define RG_SSUSB_CDR_BC_LTR                       (0x1f<<8) //12:8
+#define RG_SSUSB_CDR_BC_LTD0                      (0x1f<<0) //4:0
+
+//U3D_PHYD_CDR1
+#define RG_SSUSB_CDR_BIR_LTD1                     (0x1f<<24) //28:24
+#define RG_SSUSB_CDR_BIR_LTR                      (0x1f<<16) //20:16
+#define RG_SSUSB_CDR_BIR_LTD0                     (0x1f<<8) //12:8
+#define RG_SSUSB_CDR_BW_SEL                       (0x3<<6) //7:6
+#define RG_SSUSB_CDR_BIC_LTD1                     (0xf<<0) //3:0
+
+//U3D_PHYD_PLL_0
+#define RG_SSUSB_FORCE_CDR_BAND_5G                (0x1<<28) //28:28
+#define RG_SSUSB_FORCE_CDR_BAND_2P5G              (0x1<<27) //27:27
+#define RG_SSUSB_FORCE_PLL_BAND_5G                (0x1<<26) //26:26
+#define RG_SSUSB_FORCE_PLL_BAND_2P5G              (0x1<<25) //25:25
+#define RG_SSUSB_P_EQ_T_SEL                       (0x3ff<<15) //24:15
+#define RG_SSUSB_PLL_ISO_EN_CYC                   (0x3ff<<5) //14:5
+#define RG_SSUSB_PLLBAND_RECAL                    (0x1<<4) //4:4
+#define RG_SSUSB_PLL_DDS_ISO_EN                   (0x1<<3) //3:3
+#define RG_SSUSB_FORCE_PLL_DDS_ISO_EN             (0x1<<2) //2:2
+#define RG_SSUSB_PLL_DDS_PWR_ON                   (0x1<<1) //1:1
+#define RG_SSUSB_FORCE_PLL_DDS_PWR_ON             (0x1<<0) //0:0
+
+//U3D_PHYD_PLL_1
+#define RG_SSUSB_CDR_BAND_5G                      (0xff<<24) //31:24
+#define RG_SSUSB_CDR_BAND_2P5G                    (0xff<<16) //23:16
+#define RG_SSUSB_PLL_BAND_5G                      (0xff<<8) //15:8
+#define RG_SSUSB_PLL_BAND_2P5G                    (0xff<<0) //7:0
+
+//U3D_PHYD_BCN_DET_1
+#define RG_SSUSB_P_BCN_OBS_PRD                    (0xffff<<16) //31:16
+#define RG_SSUSB_U_BCN_OBS_PRD                    (0xffff<<0) //15:0
+
+//U3D_PHYD_BCN_DET_2
+#define RG_SSUSB_P_BCN_OBS_SEL                    (0xfff<<16) //27:16
+#define RG_SSUSB_BCN_DET_DIS                      (0x1<<12) //12:12
+#define RG_SSUSB_U_BCN_OBS_SEL                    (0xfff<<0) //11:0
+
+//U3D_EQ0
+#define RG_SSUSB_EQ_DLHL_LFI                      (0x7f<<24) //30:24
+#define RG_SSUSB_EQ_DHHL_LFI                      (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_DD0HOS_LFI                    (0x7f<<8) //14:8
+#define RG_SSUSB_EQ_DD0LOS_LFI                    (0x7f<<0) //6:0
+
+//U3D_EQ1
+#define RG_SSUSB_EQ_DD1HOS_LFI                    (0x7f<<24) //30:24
+#define RG_SSUSB_EQ_DD1LOS_LFI                    (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_DE0OS_LFI                     (0x7f<<8) //14:8
+#define RG_SSUSB_EQ_DE1OS_LFI                     (0x7f<<0) //6:0
+
+//U3D_EQ2
+#define RG_SSUSB_EQ_DLHLOS_LFI                    (0x7f<<24) //30:24
+#define RG_SSUSB_EQ_DHHLOS_LFI                    (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_STOPTIME                      (0x1<<14) //14:14
+#define RG_SSUSB_EQ_DHHL_LF_SEL                   (0x7<<11) //13:11
+#define RG_SSUSB_EQ_DSAOS_LF_SEL                  (0x7<<8) //10:8
+#define RG_SSUSB_EQ_STARTTIME                     (0x3<<6) //7:6
+#define RG_SSUSB_EQ_DLEQ_LF_SEL                   (0x7<<3) //5:3
+#define RG_SSUSB_EQ_DLHL_LF_SEL                   (0x7<<0) //2:0
+
+//U3D_EQ3
+#define RG_SSUSB_EQ_DLEQ_LFI_GEN2                 (0xf<<28) //31:28
+#define RG_SSUSB_EQ_DLEQ_LFI_GEN1                 (0xf<<24) //27:24
+#define RG_SSUSB_EQ_DEYE0OS_LFI                   (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_DEYE1OS_LFI                   (0x7f<<8) //14:8
+#define RG_SSUSB_EQ_TRI_DET_EN                    (0x1<<7) //7:7
+#define RG_SSUSB_EQ_TRI_DET_TH                    (0x7f<<0) //6:0
+
+//U3D_EQ_EYE0
+#define RG_SSUSB_EQ_EYE_XOFFSET                   (0x7f<<25) //31:25
+#define RG_SSUSB_EQ_EYE_MON_EN                    (0x1<<24) //24:24
+#define RG_SSUSB_EQ_EYE0_Y                        (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_EYE1_Y                        (0x7f<<8) //14:8
+#define RG_SSUSB_EQ_PILPO_ROUT                    (0x1<<7) //7:7
+#define RG_SSUSB_EQ_PI_KPGAIN                     (0x7<<4) //6:4
+#define RG_SSUSB_EQ_EYE_CNT_EN                    (0x1<<3) //3:3
+
+//U3D_EQ_EYE1
+#define RG_SSUSB_EQ_SIGDET                        (0x7f<<24) //30:24
+#define RG_SSUSB_EQ_EYE_MASK                      (0x3ff<<7) //16:7
+
+//U3D_EQ_EYE2
+#define RG_SSUSB_EQ_RX500M_CK_SEL                 (0x1<<31) //31:31
+#define RG_SSUSB_EQ_SD_CNT1                       (0x3f<<24) //29:24
+#define RG_SSUSB_EQ_ISIFLAG_SEL                   (0x3<<22) //23:22
+#define RG_SSUSB_EQ_SD_CNT0                       (0x3f<<16) //21:16
+
+//U3D_EQ_DFE0
+#define RG_SSUSB_EQ_LEQMAX                        (0xf<<28) //31:28
+#define RG_SSUSB_EQ_DFEX_EN                       (0x1<<27) //27:27
+#define RG_SSUSB_EQ_DFEX_LF_SEL                   (0x7<<24) //26:24
+#define RG_SSUSB_EQ_CHK_EYE_H                     (0x1<<23) //23:23
+#define RG_SSUSB_EQ_PIEYE_INI                     (0x7f<<16) //22:16
+#define RG_SSUSB_EQ_PI90_INI                      (0x7f<<8) //14:8
+#define RG_SSUSB_EQ_PI0_INI                       (0x7f<<0) //6:0
+
+//U3D_EQ_DFE1
+#define RG_SSUSB_EQ_REV                           (0xffff<<16) //31:16
+#define RG_SSUSB_EQ_DFEYEN_DUR                    (0x7<<12) //14:12
+#define RG_SSUSB_EQ_DFEXEN_DUR                    (0x7<<8) //10:8
+#define RG_SSUSB_EQ_DFEX_RST                      (0x1<<7) //7:7
+#define RG_SSUSB_EQ_GATED_RXD_B                   (0x1<<6) //6:6
+#define RG_SSUSB_EQ_PI90CK_SEL                    (0x3<<4) //5:4
+#define RG_SSUSB_EQ_DFEX_DIS                      (0x1<<2) //2:2
+#define RG_SSUSB_EQ_DFEYEN_STOP_DIS               (0x1<<1) //1:1
+#define RG_SSUSB_EQ_DFEXEN_SEL                    (0x1<<0) //0:0
+
+//U3D_EQ_DFE2
+#define RG_SSUSB_EQ_MON_SEL                       (0x1f<<24) //28:24
+#define RG_SSUSB_EQ_LEQOSC_DLYCNT                 (0x7<<16) //18:16
+#define RG_SSUSB_EQ_DLEQOS_LFI                    (0x1f<<8) //12:8
+#define RG_SSUSB_EQ_LEQ_STOP_TO                   (0x3<<0) //1:0
+
+//U3D_EQ_DFE3
+#define RG_SSUSB_EQ_RESERVED                      (0xffffffff<<0) //31:0
+
+//U3D_PHYD_MON0
+#define RGS_SSUSB_BERT_BERC                       (0xffff<<16) //31:16
+#define RGS_SSUSB_LFPS                            (0xf<<12) //15:12
+#define RGS_SSUSB_TRAINDEC                        (0x7<<8) //10:8
+#define RGS_SSUSB_SCP_PAT                         (0xff<<0) //7:0
+
+//U3D_PHYD_MON1
+#define RGS_SSUSB_RX_FL_OUT                       (0xffff<<0) //15:0
+
+//U3D_PHYD_MON2
+#define RGS_SSUSB_T2RLB_ERRCNT                    (0xffff<<16) //31:16
+#define RGS_SSUSB_RETRACK                         (0xf<<12) //15:12
+#define RGS_SSUSB_RXPLL_LOCK                      (0x1<<10) //10:10
+#define RGS_SSUSB_CDR_VCOCAL_CPLT_D               (0x1<<9) //9:9
+#define RGS_SSUSB_PLL_VCOCAL_CPLT_D               (0x1<<8) //8:8
+#define RGS_SSUSB_PDNCTL                          (0xff<<0) //7:0
+
+//U3D_PHYD_MON3
+#define RGS_SSUSB_TSEQ_ERRCNT                     (0xffff<<16) //31:16
+#define RGS_SSUSB_PRBS_ERRCNT                     (0xffff<<0) //15:0
+
+//U3D_PHYD_MON4
+#define RGS_SSUSB_RX_LSLOCK_CNT                   (0xf<<24) //27:24
+#define RGS_SSUSB_SCP_DETCNT                      (0xff<<16) //23:16
+#define RGS_SSUSB_TSEQ_DETCNT                     (0xffff<<0) //15:0
+
+//U3D_PHYD_MON5
+#define RGS_SSUSB_EBUFMSG                         (0xffff<<16) //31:16
+#define RGS_SSUSB_BERT_LOCK                       (0x1<<15) //15:15
+#define RGS_SSUSB_SCP_DET                         (0x1<<14) //14:14
+#define RGS_SSUSB_TSEQ_DET                        (0x1<<13) //13:13
+#define RGS_SSUSB_EBUF_UDF                        (0x1<<12) //12:12
+#define RGS_SSUSB_EBUF_OVF                        (0x1<<11) //11:11
+#define RGS_SSUSB_PRBS_PASSTH                     (0x1<<10) //10:10
+#define RGS_SSUSB_PRBS_PASS                       (0x1<<9) //9:9
+#define RGS_SSUSB_PRBS_LOCK                       (0x1<<8) //8:8
+#define RGS_SSUSB_T2RLB_ERR                       (0x1<<6) //6:6
+#define RGS_SSUSB_T2RLB_PASSTH                    (0x1<<5) //5:5
+#define RGS_SSUSB_T2RLB_PASS                      (0x1<<4) //4:4
+#define RGS_SSUSB_T2RLB_LOCK                      (0x1<<3) //3:3
+#define RGS_SSUSB_RX_IMPCAL_DONE                  (0x1<<2) //2:2
+#define RGS_SSUSB_TX_IMPCAL_DONE                  (0x1<<1) //1:1
+#define RGS_SSUSB_RXDETECTED                      (0x1<<0) //0:0
+
+//U3D_PHYD_MON6
+#define RGS_SSUSB_SIGCAL_DONE                     (0x1<<30) //30:30
+#define RGS_SSUSB_SIGCAL_CAL_OUT                  (0x1<<29) //29:29
+#define RGS_SSUSB_SIGCAL_OFFSET                   (0x1f<<24) //28:24
+#define RGS_SSUSB_RX_IMP_SEL                      (0x1f<<16) //20:16
+#define RGS_SSUSB_TX_IMP_SEL                      (0x1f<<8) //12:8
+#define RGS_SSUSB_TFIFO_MSG                       (0xf<<4) //7:4
+#define RGS_SSUSB_RFIFO_MSG                       (0xf<<0) //3:0
+
+//U3D_PHYD_MON7
+#define RGS_SSUSB_FT_OUT                          (0xff<<8) //15:8
+#define RGS_SSUSB_PRB_OUT                         (0xff<<0) //7:0
+
+//U3D_PHYA_RX_MON0
+#define RGS_SSUSB_EQ_DCLEQ                        (0xf<<24) //27:24
+#define RGS_SSUSB_EQ_DCD0H                        (0x7f<<16) //22:16
+#define RGS_SSUSB_EQ_DCD0L                        (0x7f<<8) //14:8
+#define RGS_SSUSB_EQ_DCD1H                        (0x7f<<0) //6:0
+
+//U3D_PHYA_RX_MON1
+#define RGS_SSUSB_EQ_DCD1L                        (0x7f<<24) //30:24
+#define RGS_SSUSB_EQ_DCE0                         (0x7f<<16) //22:16
+#define RGS_SSUSB_EQ_DCE1                         (0x7f<<8) //14:8
+#define RGS_SSUSB_EQ_DCHHL                        (0x7f<<0) //6:0
+
+//U3D_PHYA_RX_MON2
+#define RGS_SSUSB_EQ_LEQ_STOP                     (0x1<<31) //31:31
+#define RGS_SSUSB_EQ_DCLHL                        (0x7f<<24) //30:24
+#define RGS_SSUSB_EQ_STATUS                       (0xff<<16) //23:16
+#define RGS_SSUSB_EQ_DCEYE0                       (0x7f<<8) //14:8
+#define RGS_SSUSB_EQ_DCEYE1                       (0x7f<<0) //6:0
+
+//U3D_PHYA_RX_MON3
+#define RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0         (0xfffff<<0) //19:0
+
+//U3D_PHYA_RX_MON4
+#define RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1         (0xfffff<<0) //19:0
+
+//U3D_PHYA_RX_MON5
+#define RGS_SSUSB_EQ_DCLEQOS                      (0x1f<<8) //12:8
+#define RGS_SSUSB_EQ_EYE_CNT_RDY                  (0x1<<7) //7:7
+#define RGS_SSUSB_EQ_PILPO                        (0x7f<<0) //6:0
+
+//U3D_PHYD_CPPAT2
+#define RG_SSUSB_CPPAT_OUT_H_TMP2                 (0xf<<16) //19:16
+#define RG_SSUSB_CPPAT_OUT_H_TMP1                 (0xff<<8) //15:8
+#define RG_SSUSB_CPPAT_OUT_H_TMP0                 (0xff<<0) //7:0
+
+//U3D_EQ_EYE3
+#define RG_SSUSB_EQ_LEQ_SHIFT                     (0x7<<24) //26:24
+#define RG_SSUSB_EQ_EYE_CNT                       (0xfffff<<0) //19:0
+
+//U3D_KBAND_OUT
+#define RGS_SSUSB_CDR_BAND_5G                     (0xff<<24) //31:24
+#define RGS_SSUSB_CDR_BAND_2P5G                   (0xff<<16) //23:16
+#define RGS_SSUSB_PLL_BAND_5G                     (0xff<<8) //15:8
+#define RGS_SSUSB_PLL_BAND_2P5G                   (0xff<<0) //7:0
+
+//U3D_KBAND_OUT1
+#define RGS_SSUSB_CDR_VCOCAL_FAIL                 (0x1<<24) //24:24
+#define RGS_SSUSB_CDR_VCOCAL_STATE                (0xff<<16) //23:16
+#define RGS_SSUSB_PLL_VCOCAL_FAIL                 (0x1<<8) //8:8
+#define RGS_SSUSB_PLL_VCOCAL_STATE                (0xff<<0) //7:0
+
+
+/* OFFSET */
+
+//U3D_PHYD_MIX0
+#define RG_SSUSB_P_P3_TX_NG_OFST                  (31)
+#define RG_SSUSB_TSEQ_EN_OFST                     (30)
+#define RG_SSUSB_TSEQ_POLEN_OFST                  (29)
+#define RG_SSUSB_TSEQ_POL_OFST                    (28)
+#define RG_SSUSB_P_P3_PCLK_NG_OFST                (27)
+#define RG_SSUSB_TSEQ_TH_OFST                     (24)
+#define RG_SSUSB_PRBS_BERTH_OFST                  (16)
+#define RG_SSUSB_DISABLE_PHY_U2_ON_OFST           (15)
+#define RG_SSUSB_DISABLE_PHY_U2_OFF_OFST          (14)
+#define RG_SSUSB_PRBS_EN_OFST                     (13)
+#define RG_SSUSB_BPSLOCK_OFST                     (12)
+#define RG_SSUSB_RTCOMCNT_OFST                    (8)
+#define RG_SSUSB_COMCNT_OFST                      (4)
+#define RG_SSUSB_PRBSEL_CALIB_OFST                (0)
+
+//U3D_PHYD_MIX1
+#define RG_SSUSB_SLEEP_EN_OFST                    (31)
+#define RG_SSUSB_PRBSEL_PCS_OFST                  (28)
+#define RG_SSUSB_TXLFPS_PRD_OFST                  (24)
+#define RG_SSUSB_P_RX_P0S_CK_OFST                 (23)
+#define RG_SSUSB_P_TX_P0S_CK_OFST                 (22)
+#define RG_SSUSB_PDNCTL_OFST                      (16)
+#define RG_SSUSB_TX_DRV_EN_OFST                   (15)
+#define RG_SSUSB_TX_DRV_SEL_OFST                  (14)
+#define RG_SSUSB_TX_DRV_DLY_OFST                  (8)
+#define RG_SSUSB_BERT_EN_OFST                     (7)
+#define RG_SSUSB_SCP_TH_OFST                      (4)
+#define RG_SSUSB_SCP_EN_OFST                      (3)
+#define RG_SSUSB_RXANSIDEC_TEST_OFST              (0)
+
+//U3D_PHYD_LFPS0
+#define RG_SSUSB_LFPS_PWD_OFST                    (30)
+#define RG_SSUSB_FORCE_LFPS_PWD_OFST              (29)
+#define RG_SSUSB_RXLFPS_OVF_OFST                  (24)
+#define RG_SSUSB_P3_ENTRY_SEL_OFST                (23)
+#define RG_SSUSB_P3_ENTRY_OFST                    (22)
+#define RG_SSUSB_RXLFPS_CDRSEL_OFST               (20)
+#define RG_SSUSB_RXLFPS_CDRTH_OFST                (16)
+#define RG_SSUSB_LOCK5G_BLOCK_OFST                (15)
+#define RG_SSUSB_TFIFO_EXT_D_SEL_OFST             (14)
+#define RG_SSUSB_TFIFO_NO_EXTEND_OFST             (13)
+#define RG_SSUSB_RXLFPS_LOB_OFST                  (8)
+#define RG_SSUSB_TXLFPS_EN_OFST                   (7)
+#define RG_SSUSB_TXLFPS_SEL_OFST                  (6)
+#define RG_SSUSB_RXLFPS_CDRLOCK_OFST              (5)
+#define RG_SSUSB_RXLFPS_UPB_OFST                  (0)
+
+//U3D_PHYD_LFPS1
+#define RG_SSUSB_RX_IMP_BIAS_OFST                 (28)
+#define RG_SSUSB_TX_IMP_BIAS_OFST                 (24)
+#define RG_SSUSB_FWAKE_TH_OFST                    (16)
+#define RG_SSUSB_RXLFPS_UDF_OFST                  (8)
+#define RG_SSUSB_RXLFPS_P0IDLETH_OFST             (0)
+
+//U3D_PHYD_IMPCAL0
+#define RG_SSUSB_FORCE_TX_IMPSEL_OFST             (31)
+#define RG_SSUSB_TX_IMPCAL_EN_OFST                (30)
+#define RG_SSUSB_FORCE_TX_IMPCAL_EN_OFST          (29)
+#define RG_SSUSB_TX_IMPSEL_OFST                   (24)
+#define RG_SSUSB_TX_IMPCAL_CALCYC_OFST            (16)
+#define RG_SSUSB_TX_IMPCAL_STBCYC_OFST            (10)
+#define RG_SSUSB_TX_IMPCAL_CYCCNT_OFST            (0)
+
+//U3D_PHYD_IMPCAL1
+#define RG_SSUSB_FORCE_RX_IMPSEL_OFST             (31)
+#define RG_SSUSB_RX_IMPCAL_EN_OFST                (30)
+#define RG_SSUSB_FORCE_RX_IMPCAL_EN_OFST          (29)
+#define RG_SSUSB_RX_IMPSEL_OFST                   (24)
+#define RG_SSUSB_RX_IMPCAL_CALCYC_OFST            (16)
+#define RG_SSUSB_RX_IMPCAL_STBCYC_OFST            (10)
+#define RG_SSUSB_RX_IMPCAL_CYCCNT_OFST            (0)
+
+//U3D_PHYD_TXPLL0
+#define RG_SSUSB_TXPLL_DDSEN_CYC_OFST             (27)
+#define RG_SSUSB_TXPLL_ON_OFST                    (26)
+#define RG_SSUSB_FORCE_TXPLLON_OFST               (25)
+#define RG_SSUSB_TXPLL_STBCYC_OFST                (16)
+#define RG_SSUSB_TXPLL_NCPOCHG_CYC_OFST           (12)
+#define RG_SSUSB_TXPLL_NCPOEN_CYC_OFST            (10)
+#define RG_SSUSB_TXPLL_DDSRSTB_CYC_OFST           (0)
+
+//U3D_PHYD_TXPLL1
+#define RG_SSUSB_PLL_NCPO_EN_OFST                 (31)
+#define RG_SSUSB_PLL_FIFO_START_MAN_OFST          (30)
+#define RG_SSUSB_PLL_NCPO_CHG_OFST                (28)
+#define RG_SSUSB_PLL_DDS_RSTB_OFST                (27)
+#define RG_SSUSB_PLL_DDS_PWDB_OFST                (26)
+#define RG_SSUSB_PLL_DDSEN_OFST                   (25)
+#define RG_SSUSB_PLL_AUTOK_VCO_OFST               (24)
+#define RG_SSUSB_PLL_PWD_OFST                     (23)
+#define RG_SSUSB_RX_AFE_PWD_OFST                  (22)
+#define RG_SSUSB_PLL_TCADJ_OFST                   (16)
+#define RG_SSUSB_FORCE_CDR_TCADJ_OFST             (15)
+#define RG_SSUSB_FORCE_CDR_AUTOK_VCO_OFST         (14)
+#define RG_SSUSB_FORCE_CDR_PWD_OFST               (13)
+#define RG_SSUSB_FORCE_PLL_NCPO_EN_OFST           (12)
+#define RG_SSUSB_FORCE_PLL_FIFO_START_MAN_OFST    (11)
+#define RG_SSUSB_FORCE_PLL_NCPO_CHG_OFST          (9)
+#define RG_SSUSB_FORCE_PLL_DDS_RSTB_OFST          (8)
+#define RG_SSUSB_FORCE_PLL_DDS_PWDB_OFST          (7)
+#define RG_SSUSB_FORCE_PLL_DDSEN_OFST             (6)
+#define RG_SSUSB_FORCE_PLL_TCADJ_OFST             (5)
+#define RG_SSUSB_FORCE_PLL_AUTOK_VCO_OFST         (4)
+#define RG_SSUSB_FORCE_PLL_PWD_OFST               (3)
+#define RG_SSUSB_FLT_1_DISPERR_B_OFST             (2)
+
+//U3D_PHYD_TXPLL2
+#define RG_SSUSB_TX_LFPS_EN_OFST                  (31)
+#define RG_SSUSB_FORCE_TX_LFPS_EN_OFST            (30)
+#define RG_SSUSB_TX_LFPS_OFST                     (29)
+#define RG_SSUSB_FORCE_TX_LFPS_OFST               (28)
+#define RG_SSUSB_RXPLL_STB_OFST                   (27)
+#define RG_SSUSB_TXPLL_STB_OFST                   (26)
+#define RG_SSUSB_FORCE_RXPLL_STB_OFST             (25)
+#define RG_SSUSB_FORCE_TXPLL_STB_OFST             (24)
+#define RG_SSUSB_RXPLL_REFCKSEL_OFST              (16)
+#define RG_SSUSB_RXPLL_STBMODE_OFST               (11)
+#define RG_SSUSB_RXPLL_ON_OFST                    (10)
+#define RG_SSUSB_FORCE_RXPLLON_OFST               (9)
+#define RG_SSUSB_FORCE_RX_AFE_PWD_OFST            (8)
+#define RG_SSUSB_CDR_AUTOK_VCO_OFST               (7)
+#define RG_SSUSB_CDR_PWD_OFST                     (6)
+#define RG_SSUSB_CDR_TCADJ_OFST                   (0)
+
+//U3D_PHYD_FL0
+#define RG_SSUSB_RX_FL_TARGET_OFST                (16)
+#define RG_SSUSB_RX_FL_CYCLECNT_OFST              (0)
+
+//U3D_PHYD_MIX2
+#define RG_SSUSB_RX_EQ_RST_OFST                   (31)
+#define RG_SSUSB_RX_EQ_RST_SEL_OFST               (30)
+#define RG_SSUSB_RXVAL_RST_OFST                   (29)
+#define RG_SSUSB_RXVAL_CNT_OFST                   (24)
+#define RG_SSUSB_CDROS_EN_OFST                    (18)
+#define RG_SSUSB_CDR_LCKOP_OFST                   (16)
+#define RG_SSUSB_RX_FL_LOCKTH_OFST                (8)
+#define RG_SSUSB_RX_FL_OFFSET_OFST                (0)
+
+//U3D_PHYD_RX0
+#define RG_SSUSB_T2RLB_BERTH_OFST                 (24)
+#define RG_SSUSB_T2RLB_PAT_OFST                   (16)
+#define RG_SSUSB_T2RLB_EN_OFST                    (15)
+#define RG_SSUSB_T2RLB_BPSCRAMB_OFST              (14)
+#define RG_SSUSB_T2RLB_SERIAL_OFST                (13)
+#define RG_SSUSB_T2RLB_MODE_OFST                  (11)
+#define RG_SSUSB_RX_SAOSC_EN_OFST                 (10)
+#define RG_SSUSB_RX_SAOSC_EN_SEL_OFST             (9)
+#define RG_SSUSB_RX_DFE_OPTION_OFST               (8)
+#define RG_SSUSB_RX_DFE_EN_OFST                   (7)
+#define RG_SSUSB_RX_DFE_EN_SEL_OFST               (6)
+#define RG_SSUSB_RX_EQ_EN_OFST                    (5)
+#define RG_SSUSB_RX_EQ_EN_SEL_OFST                (4)
+#define RG_SSUSB_RX_SAOSC_RST_OFST                (3)
+#define RG_SSUSB_RX_SAOSC_RST_SEL_OFST            (2)
+#define RG_SSUSB_RX_DFE_RST_OFST                  (1)
+#define RG_SSUSB_RX_DFE_RST_SEL_OFST              (0)
+
+//U3D_PHYD_T2RLB
+#define RG_SSUSB_EQTRAIN_CH_MODE_OFST             (28)
+#define RG_SSUSB_PRB_OUT_CPPAT_OFST               (27)
+#define RG_SSUSB_BPANSIENC_OFST                   (26)
+#define RG_SSUSB_VALID_EN_OFST                    (25)
+#define RG_SSUSB_EBUF_SRST_OFST                   (24)
+#define RG_SSUSB_K_EMP_OFST                       (20)
+#define RG_SSUSB_K_FUL_OFST                       (16)
+#define RG_SSUSB_T2RLB_BDATRST_OFST               (12)
+#define RG_SSUSB_P_T2RLB_SKP_EN_OFST              (10)
+#define RG_SSUSB_T2RLB_PATMODE_OFST               (8)
+#define RG_SSUSB_T2RLB_TSEQCNT_OFST               (0)
+
+//U3D_PHYD_CPPAT
+#define RG_SSUSB_CPPAT_PROGRAM_EN_OFST            (24)
+#define RG_SSUSB_CPPAT_TOZ_OFST                   (21)
+#define RG_SSUSB_CPPAT_PRBS_EN_OFST               (20)
+#define RG_SSUSB_CPPAT_OUT_TMP2_OFST              (16)
+#define RG_SSUSB_CPPAT_OUT_TMP1_OFST              (8)
+#define RG_SSUSB_CPPAT_OUT_TMP0_OFST              (0)
+
+//U3D_PHYD_MIX3
+#define RG_SSUSB_CDR_TCADJ_MINUS_OFST             (31)
+#define RG_SSUSB_P_CDROS_EN_OFST                  (30)
+#define RG_SSUSB_P_P2_TX_DRV_DIS_OFST             (28)
+#define RG_SSUSB_CDR_TCADJ_OFFSET_OFST            (24)
+#define RG_SSUSB_PLL_TCADJ_MINUS_OFST             (23)
+#define RG_SSUSB_FORCE_PLL_BIAS_LPF_EN_OFST       (20)
+#define RG_SSUSB_PLL_BIAS_LPF_EN_OFST             (19)
+#define RG_SSUSB_PLL_TCADJ_OFFSET_OFST            (16)
+#define RG_SSUSB_FORCE_PLL_SSCEN_OFST             (15)
+#define RG_SSUSB_PLL_SSCEN_OFST                   (14)
+#define RG_SSUSB_FORCE_CDR_PI_PWD_OFST            (13)
+#define RG_SSUSB_CDR_PI_PWD_OFST                  (12)
+#define RG_SSUSB_CDR_PI_MODE_OFST                 (11)
+#define RG_SSUSB_TXPLL_SSCEN_CYC_OFST             (0)
+
+//U3D_PHYD_EBUFCTL
+#define RG_SSUSB_EBUFCTL_OFST                     (0)
+
+//U3D_PHYD_PIPE0
+#define RG_SSUSB_RXTERMINATION_OFST               (30)
+#define RG_SSUSB_RXEQTRAINING_OFST                (29)
+#define RG_SSUSB_RXPOLARITY_OFST                  (28)
+#define RG_SSUSB_TXDEEMPH_OFST                    (26)
+#define RG_SSUSB_POWERDOWN_OFST                   (24)
+#define RG_SSUSB_TXONESZEROS_OFST                 (23)
+#define RG_SSUSB_TXELECIDLE_OFST                  (22)
+#define RG_SSUSB_TXDETECTRX_OFST                  (21)
+#define RG_SSUSB_PIPE_SEL_OFST                    (20)
+#define RG_SSUSB_TXDATAK_OFST                     (16)
+#define RG_SSUSB_CDR_STABLE_SEL_OFST              (15)
+#define RG_SSUSB_CDR_STABLE_OFST                  (14)
+#define RG_SSUSB_CDR_RSTB_SEL_OFST                (13)
+#define RG_SSUSB_CDR_RSTB_OFST                    (12)
+#define RG_SSUSB_P_ERROR_SEL_OFST                 (4)
+#define RG_SSUSB_TXMARGIN_OFST                    (1)
+#define RG_SSUSB_TXCOMPLIANCE_OFST                (0)
+
+//U3D_PHYD_PIPE1
+#define RG_SSUSB_TXDATA_OFST                      (0)
+
+//U3D_PHYD_MIX4
+#define RG_SSUSB_CDROS_CNT_OFST                   (24)
+#define RG_SSUSB_T2RLB_BER_EN_OFST                (16)
+#define RG_SSUSB_T2RLB_BER_RATE_OFST              (0)
+
+//U3D_PHYD_CKGEN0
+#define RG_SSUSB_RFIFO_IMPLAT_OFST                (27)
+#define RG_SSUSB_TFIFO_PSEL_OFST                  (24)
+#define RG_SSUSB_CKGEN_PSEL_OFST                  (8)
+#define RG_SSUSB_RXCK_INV_OFST                    (0)
+
+//U3D_PHYD_MIX5
+#define RG_SSUSB_PRB_SEL_OFST                     (16)
+#define RG_SSUSB_RXPLL_STBCYC_OFST                (0)
+
+//U3D_PHYD_RESERVED
+#define RG_SSUSB_PHYD_RESERVE_OFST                (0)
+//#define RG_SSUSB_RX_SIGDET_SEL_OFST               (11)
+//#define RG_SSUSB_RX_SIGDET_EN_OFST                (12)
+//#define RG_SSUSB_RX_PI_CAL_MANUAL_SEL_OFST        (9)
+//#define RG_SSUSB_RX_PI_CAL_MANUAL_EN_OFST         (10)
+
+//U3D_PHYD_CDR0
+#define RG_SSUSB_CDR_BIC_LTR_OFST                 (28)
+#define RG_SSUSB_CDR_BIC_LTD0_OFST                (24)
+#define RG_SSUSB_CDR_BC_LTD1_OFST                 (16)
+#define RG_SSUSB_CDR_BC_LTR_OFST                  (8)
+#define RG_SSUSB_CDR_BC_LTD0_OFST                 (0)
+
+//U3D_PHYD_CDR1
+#define RG_SSUSB_CDR_BIR_LTD1_OFST                (24)
+#define RG_SSUSB_CDR_BIR_LTR_OFST                 (16)
+#define RG_SSUSB_CDR_BIR_LTD0_OFST                (8)
+#define RG_SSUSB_CDR_BW_SEL_OFST                  (6)
+#define RG_SSUSB_CDR_BIC_LTD1_OFST                (0)
+
+//U3D_PHYD_PLL_0
+#define RG_SSUSB_FORCE_CDR_BAND_5G_OFST           (28)
+#define RG_SSUSB_FORCE_CDR_BAND_2P5G_OFST         (27)
+#define RG_SSUSB_FORCE_PLL_BAND_5G_OFST           (26)
+#define RG_SSUSB_FORCE_PLL_BAND_2P5G_OFST         (25)
+#define RG_SSUSB_P_EQ_T_SEL_OFST                  (15)
+#define RG_SSUSB_PLL_ISO_EN_CYC_OFST              (5)
+#define RG_SSUSB_PLLBAND_RECAL_OFST               (4)
+#define RG_SSUSB_PLL_DDS_ISO_EN_OFST              (3)
+#define RG_SSUSB_FORCE_PLL_DDS_ISO_EN_OFST        (2)
+#define RG_SSUSB_PLL_DDS_PWR_ON_OFST              (1)
+#define RG_SSUSB_FORCE_PLL_DDS_PWR_ON_OFST        (0)
+
+//U3D_PHYD_PLL_1
+#define RG_SSUSB_CDR_BAND_5G_OFST                 (24)
+#define RG_SSUSB_CDR_BAND_2P5G_OFST               (16)
+#define RG_SSUSB_PLL_BAND_5G_OFST                 (8)
+#define RG_SSUSB_PLL_BAND_2P5G_OFST               (0)
+
+//U3D_PHYD_BCN_DET_1
+#define RG_SSUSB_P_BCN_OBS_PRD_OFST               (16)
+#define RG_SSUSB_U_BCN_OBS_PRD_OFST               (0)
+
+//U3D_PHYD_BCN_DET_2
+#define RG_SSUSB_P_BCN_OBS_SEL_OFST               (16)
+#define RG_SSUSB_BCN_DET_DIS_OFST                 (12)
+#define RG_SSUSB_U_BCN_OBS_SEL_OFST               (0)
+
+//U3D_EQ0
+#define RG_SSUSB_EQ_DLHL_LFI_OFST                 (24)
+#define RG_SSUSB_EQ_DHHL_LFI_OFST                 (16)
+#define RG_SSUSB_EQ_DD0HOS_LFI_OFST               (8)
+#define RG_SSUSB_EQ_DD0LOS_LFI_OFST               (0)
+
+//U3D_EQ1
+#define RG_SSUSB_EQ_DD1HOS_LFI_OFST               (24)
+#define RG_SSUSB_EQ_DD1LOS_LFI_OFST               (16)
+#define RG_SSUSB_EQ_DE0OS_LFI_OFST                (8)
+#define RG_SSUSB_EQ_DE1OS_LFI_OFST                (0)
+
+//U3D_EQ2
+#define RG_SSUSB_EQ_DLHLOS_LFI_OFST               (24)
+#define RG_SSUSB_EQ_DHHLOS_LFI_OFST               (16)
+#define RG_SSUSB_EQ_STOPTIME_OFST                 (14)
+#define RG_SSUSB_EQ_DHHL_LF_SEL_OFST              (11)
+#define RG_SSUSB_EQ_DSAOS_LF_SEL_OFST             (8)
+#define RG_SSUSB_EQ_STARTTIME_OFST                (6)
+#define RG_SSUSB_EQ_DLEQ_LF_SEL_OFST              (3)
+#define RG_SSUSB_EQ_DLHL_LF_SEL_OFST              (0)
+
+//U3D_EQ3
+#define RG_SSUSB_EQ_DLEQ_LFI_GEN2_OFST            (28)
+#define RG_SSUSB_EQ_DLEQ_LFI_GEN1_OFST            (24)
+#define RG_SSUSB_EQ_DEYE0OS_LFI_OFST              (16)
+#define RG_SSUSB_EQ_DEYE1OS_LFI_OFST              (8)
+#define RG_SSUSB_EQ_TRI_DET_EN_OFST               (7)
+#define RG_SSUSB_EQ_TRI_DET_TH_OFST               (0)
+
+//U3D_EQ_EYE0
+#define RG_SSUSB_EQ_EYE_XOFFSET_OFST              (25)
+#define RG_SSUSB_EQ_EYE_MON_EN_OFST               (24)
+#define RG_SSUSB_EQ_EYE0_Y_OFST                   (16)
+#define RG_SSUSB_EQ_EYE1_Y_OFST                   (8)
+#define RG_SSUSB_EQ_PILPO_ROUT_OFST               (7)
+#define RG_SSUSB_EQ_PI_KPGAIN_OFST                (4)
+#define RG_SSUSB_EQ_EYE_CNT_EN_OFST               (3)
+
+//U3D_EQ_EYE1
+#define RG_SSUSB_EQ_SIGDET_OFST                   (24)
+#define RG_SSUSB_EQ_EYE_MASK_OFST                 (7)
+
+//U3D_EQ_EYE2
+#define RG_SSUSB_EQ_RX500M_CK_SEL_OFST            (31)
+#define RG_SSUSB_EQ_SD_CNT1_OFST                  (24)
+#define RG_SSUSB_EQ_ISIFLAG_SEL_OFST              (22)
+#define RG_SSUSB_EQ_SD_CNT0_OFST                  (16)
+
+//U3D_EQ_DFE0
+#define RG_SSUSB_EQ_LEQMAX_OFST                   (28)
+#define RG_SSUSB_EQ_DFEX_EN_OFST                  (27)
+#define RG_SSUSB_EQ_DFEX_LF_SEL_OFST              (24)
+#define RG_SSUSB_EQ_CHK_EYE_H_OFST                (23)
+#define RG_SSUSB_EQ_PIEYE_INI_OFST                (16)
+#define RG_SSUSB_EQ_PI90_INI_OFST                 (8)
+#define RG_SSUSB_EQ_PI0_INI_OFST                  (0)
+
+//U3D_EQ_DFE1
+#define RG_SSUSB_EQ_REV_OFST                      (16)
+#define RG_SSUSB_EQ_DFEYEN_DUR_OFST               (12)
+#define RG_SSUSB_EQ_DFEXEN_DUR_OFST               (8)
+#define RG_SSUSB_EQ_DFEX_RST_OFST                 (7)
+#define RG_SSUSB_EQ_GATED_RXD_B_OFST              (6)
+#define RG_SSUSB_EQ_PI90CK_SEL_OFST               (4)
+#define RG_SSUSB_EQ_DFEX_DIS_OFST                 (2)
+#define RG_SSUSB_EQ_DFEYEN_STOP_DIS_OFST          (1)
+#define RG_SSUSB_EQ_DFEXEN_SEL_OFST               (0)
+
+//U3D_EQ_DFE2
+#define RG_SSUSB_EQ_MON_SEL_OFST                  (24)
+#define RG_SSUSB_EQ_LEQOSC_DLYCNT_OFST            (16)
+#define RG_SSUSB_EQ_DLEQOS_LFI_OFST               (8)
+#define RG_SSUSB_EQ_LEQ_STOP_TO_OFST              (0)
+
+//U3D_EQ_DFE3
+#define RG_SSUSB_EQ_RESERVED_OFST                 (0)
+
+//U3D_PHYD_MON0
+#define RGS_SSUSB_BERT_BERC_OFST                  (16)
+#define RGS_SSUSB_LFPS_OFST                       (12)
+#define RGS_SSUSB_TRAINDEC_OFST                   (8)
+#define RGS_SSUSB_SCP_PAT_OFST                    (0)
+
+//U3D_PHYD_MON1
+#define RGS_SSUSB_RX_FL_OUT_OFST                  (0)
+
+//U3D_PHYD_MON2
+#define RGS_SSUSB_T2RLB_ERRCNT_OFST               (16)
+#define RGS_SSUSB_RETRACK_OFST                    (12)
+#define RGS_SSUSB_RXPLL_LOCK_OFST                 (10)
+#define RGS_SSUSB_CDR_VCOCAL_CPLT_D_OFST          (9)
+#define RGS_SSUSB_PLL_VCOCAL_CPLT_D_OFST          (8)
+#define RGS_SSUSB_PDNCTL_OFST                     (0)
+
+//U3D_PHYD_MON3
+#define RGS_SSUSB_TSEQ_ERRCNT_OFST                (16)
+#define RGS_SSUSB_PRBS_ERRCNT_OFST                (0)
+
+//U3D_PHYD_MON4
+#define RGS_SSUSB_RX_LSLOCK_CNT_OFST              (24)
+#define RGS_SSUSB_SCP_DETCNT_OFST                 (16)
+#define RGS_SSUSB_TSEQ_DETCNT_OFST                (0)
+
+//U3D_PHYD_MON5
+#define RGS_SSUSB_EBUFMSG_OFST                    (16)
+#define RGS_SSUSB_BERT_LOCK_OFST                  (15)
+#define RGS_SSUSB_SCP_DET_OFST                    (14)
+#define RGS_SSUSB_TSEQ_DET_OFST                   (13)
+#define RGS_SSUSB_EBUF_UDF_OFST                   (12)
+#define RGS_SSUSB_EBUF_OVF_OFST                   (11)
+#define RGS_SSUSB_PRBS_PASSTH_OFST                (10)
+#define RGS_SSUSB_PRBS_PASS_OFST                  (9)
+#define RGS_SSUSB_PRBS_LOCK_OFST                  (8)
+#define RGS_SSUSB_T2RLB_ERR_OFST                  (6)
+#define RGS_SSUSB_T2RLB_PASSTH_OFST               (5)
+#define RGS_SSUSB_T2RLB_PASS_OFST                 (4)
+#define RGS_SSUSB_T2RLB_LOCK_OFST                 (3)
+#define RGS_SSUSB_RX_IMPCAL_DONE_OFST             (2)
+#define RGS_SSUSB_TX_IMPCAL_DONE_OFST             (1)
+#define RGS_SSUSB_RXDETECTED_OFST                 (0)
+
+//U3D_PHYD_MON6
+#define RGS_SSUSB_SIGCAL_DONE_OFST                (30)
+#define RGS_SSUSB_SIGCAL_CAL_OUT_OFST             (29)
+#define RGS_SSUSB_SIGCAL_OFFSET_OFST              (24)
+#define RGS_SSUSB_RX_IMP_SEL_OFST                 (16)
+#define RGS_SSUSB_TX_IMP_SEL_OFST                 (8)
+#define RGS_SSUSB_TFIFO_MSG_OFST                  (4)
+#define RGS_SSUSB_RFIFO_MSG_OFST                  (0)
+
+//U3D_PHYD_MON7
+#define RGS_SSUSB_FT_OUT_OFST                     (8)
+#define RGS_SSUSB_PRB_OUT_OFST                    (0)
+
+//U3D_PHYA_RX_MON0
+#define RGS_SSUSB_EQ_DCLEQ_OFST                   (24)
+#define RGS_SSUSB_EQ_DCD0H_OFST                   (16)
+#define RGS_SSUSB_EQ_DCD0L_OFST                   (8)
+#define RGS_SSUSB_EQ_DCD1H_OFST                   (0)
+
+//U3D_PHYA_RX_MON1
+#define RGS_SSUSB_EQ_DCD1L_OFST                   (24)
+#define RGS_SSUSB_EQ_DCE0_OFST                    (16)
+#define RGS_SSUSB_EQ_DCE1_OFST                    (8)
+#define RGS_SSUSB_EQ_DCHHL_OFST                   (0)
+
+//U3D_PHYA_RX_MON2
+#define RGS_SSUSB_EQ_LEQ_STOP_OFST                (31)
+#define RGS_SSUSB_EQ_DCLHL_OFST                   (24)
+#define RGS_SSUSB_EQ_STATUS_OFST                  (16)
+#define RGS_SSUSB_EQ_DCEYE0_OFST                  (8)
+#define RGS_SSUSB_EQ_DCEYE1_OFST                  (0)
+
+//U3D_PHYA_RX_MON3
+#define RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0_OFST    (0)
+
+//U3D_PHYA_RX_MON4
+#define RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1_OFST    (0)
+
+//U3D_PHYA_RX_MON5
+#define RGS_SSUSB_EQ_DCLEQOS_OFST                 (8)
+#define RGS_SSUSB_EQ_EYE_CNT_RDY_OFST             (7)
+#define RGS_SSUSB_EQ_PILPO_OFST                   (0)
+
+//U3D_PHYD_CPPAT2
+#define RG_SSUSB_CPPAT_OUT_H_TMP2_OFST            (16)
+#define RG_SSUSB_CPPAT_OUT_H_TMP1_OFST            (8)
+#define RG_SSUSB_CPPAT_OUT_H_TMP0_OFST            (0)
+
+//U3D_EQ_EYE3
+#define RG_SSUSB_EQ_LEQ_SHIFT_OFST                (24)
+#define RG_SSUSB_EQ_EYE_CNT_OFST                  (0)
+
+//U3D_KBAND_OUT
+#define RGS_SSUSB_CDR_BAND_5G_OFST                (24)
+#define RGS_SSUSB_CDR_BAND_2P5G_OFST              (16)
+#define RGS_SSUSB_PLL_BAND_5G_OFST                (8)
+#define RGS_SSUSB_PLL_BAND_2P5G_OFST              (0)
+
+//U3D_KBAND_OUT1
+#define RGS_SSUSB_CDR_VCOCAL_FAIL_OFST            (24)
+#define RGS_SSUSB_CDR_VCOCAL_STATE_OFST           (16)
+#define RGS_SSUSB_PLL_VCOCAL_FAIL_OFST            (8)
+#define RGS_SSUSB_PLL_VCOCAL_STATE_OFST           (0)
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct u3phyd_bank2_reg {
+	//0x0
+	PHY_LE32 b2_phyd_top1;
+	PHY_LE32 b2_phyd_top2;
+	PHY_LE32 b2_phyd_top3;
+	PHY_LE32 b2_phyd_top4;
+	//0x10
+	PHY_LE32 b2_phyd_top5;
+	PHY_LE32 b2_phyd_top6;
+	PHY_LE32 b2_phyd_top7;
+	PHY_LE32 b2_phyd_p_sigdet1;
+	//0x20
+	PHY_LE32 b2_phyd_p_sigdet2;
+	PHY_LE32 b2_phyd_p_sigdet_cal1;
+	PHY_LE32 b2_phyd_rxdet1;
+	PHY_LE32 b2_phyd_rxdet2;
+	//0x30
+	PHY_LE32 b2_phyd_misc0;
+	PHY_LE32 b2_phyd_misc2;
+	PHY_LE32 b2_phyd_misc3;
+	PHY_LE32 reserve0;
+	//0x40
+	PHY_LE32 b2_rosc_0;
+	PHY_LE32 b2_rosc_1;
+	PHY_LE32 b2_rosc_2;
+	PHY_LE32 b2_rosc_3;
+	//0x50
+	PHY_LE32 b2_rosc_4;
+	PHY_LE32 b2_rosc_5;
+	PHY_LE32 b2_rosc_6;
+	PHY_LE32 b2_rosc_7;
+	//0x60
+	PHY_LE32 b2_rosc_8;
+	PHY_LE32 b2_rosc_9;
+	PHY_LE32 b2_rosc_a;
+	PHY_LE32 reserve1;
+	//0x70~0xd0
+	PHY_LE32 reserve2[28];
+	//0xe0
+	PHY_LE32 phyd_version;
+	PHY_LE32 phyd_model;
+};
+
+//U3D_B2_PHYD_TOP1
+#define RG_SSUSB_PCIE2_K_EMP                      (0xf<<28) //31:28
+#define RG_SSUSB_PCIE2_K_FUL                      (0xf<<24) //27:24
+#define RG_SSUSB_TX_EIDLE_LP_EN                   (0x1<<17) //17:17
+#define RG_SSUSB_FORCE_TX_EIDLE_LP_EN             (0x1<<16) //16:16
+#define RG_SSUSB_SIGDET_EN                        (0x1<<15) //15:15
+#define RG_SSUSB_FORCE_SIGDET_EN                  (0x1<<14) //14:14
+#define RG_SSUSB_CLKRX_EN                         (0x1<<13) //13:13
+#define RG_SSUSB_FORCE_CLKRX_EN                   (0x1<<12) //12:12
+#define RG_SSUSB_CLKTX_EN                         (0x1<<11) //11:11
+#define RG_SSUSB_FORCE_CLKTX_EN                   (0x1<<10) //10:10
+#define RG_SSUSB_CLK_REQ_N_I                      (0x1<<9) //9:9
+#define RG_SSUSB_FORCE_CLK_REQ_N_I                (0x1<<8) //8:8
+#define RG_SSUSB_RATE                             (0x1<<6) //6:6
+#define RG_SSUSB_FORCE_RATE                       (0x1<<5) //5:5
+#define RG_SSUSB_PCIE_MODE_SEL                    (0x1<<4) //4:4
+#define RG_SSUSB_FORCE_PCIE_MODE_SEL              (0x1<<3) //3:3
+#define RG_SSUSB_PHY_MODE                         (0x3<<1) //2:1
+#define RG_SSUSB_FORCE_PHY_MODE                   (0x1<<0) //0:0
+
+//U3D_B2_PHYD_TOP2
+#define RG_SSUSB_FORCE_IDRV_6DB                   (0x1<<30) //30:30
+#define RG_SSUSB_IDRV_6DB                         (0x3f<<24) //29:24
+#define RG_SSUSB_FORCE_IDEM_3P5DB                 (0x1<<22) //22:22
+#define RG_SSUSB_IDEM_3P5DB                       (0x3f<<16) //21:16
+#define RG_SSUSB_FORCE_IDRV_3P5DB                 (0x1<<14) //14:14
+#define RG_SSUSB_IDRV_3P5DB                       (0x3f<<8) //13:8
+#define RG_SSUSB_FORCE_IDRV_0DB                   (0x1<<6) //6:6
+#define RG_SSUSB_IDRV_0DB                         (0x3f<<0) //5:0
+
+//U3D_B2_PHYD_TOP3
+#define RG_SSUSB_TX_BIASI                         (0x7<<25) //27:25
+#define RG_SSUSB_FORCE_TX_BIASI_EN                (0x1<<24) //24:24
+#define RG_SSUSB_TX_BIASI_EN                      (0x1<<16) //16:16
+#define RG_SSUSB_FORCE_TX_BIASI                   (0x1<<13) //13:13
+#define RG_SSUSB_FORCE_IDEM_6DB                   (0x1<<8) //8:8
+#define RG_SSUSB_IDEM_6DB                         (0x3f<<0) //5:0
+
+//U3D_B2_PHYD_TOP4
+#define RG_SSUSB_G1_CDR_BIC_LTR                   (0xf<<28) //31:28
+#define RG_SSUSB_G1_CDR_BIC_LTD0                  (0xf<<24) //27:24
+#define RG_SSUSB_G1_CDR_BC_LTD1                   (0x1f<<16) //20:16
+#define RG_SSUSB_G1_CDR_BC_LTR                    (0x1f<<8) //12:8
+#define RG_SSUSB_G1_CDR_BC_LTD0                   (0x1f<<0) //4:0
+
+//U3D_B2_PHYD_TOP5
+#define RG_SSUSB_G1_CDR_BIR_LTD1                  (0x1f<<24) //28:24
+#define RG_SSUSB_G1_CDR_BIR_LTR                   (0x1f<<16) //20:16
+#define RG_SSUSB_G1_CDR_BIR_LTD0                  (0x1f<<8) //12:8
+#define RG_SSUSB_G1_CDR_BIC_LTD1                  (0xf<<0) //3:0
+
+//U3D_B2_PHYD_TOP6
+#define RG_SSUSB_G2_CDR_BIC_LTR                   (0xf<<28) //31:28
+#define RG_SSUSB_G2_CDR_BIC_LTD0                  (0xf<<24) //27:24
+#define RG_SSUSB_G2_CDR_BC_LTD1                   (0x1f<<16) //20:16
+#define RG_SSUSB_G2_CDR_BC_LTR                    (0x1f<<8) //12:8
+#define RG_SSUSB_G2_CDR_BC_LTD0                   (0x1f<<0) //4:0
+
+//U3D_B2_PHYD_TOP7
+#define RG_SSUSB_G2_CDR_BIR_LTD1                  (0x1f<<24) //28:24
+#define RG_SSUSB_G2_CDR_BIR_LTR                   (0x1f<<16) //20:16
+#define RG_SSUSB_G2_CDR_BIR_LTD0                  (0x1f<<8) //12:8
+#define RG_SSUSB_G2_CDR_BIC_LTD1                  (0xf<<0) //3:0
+
+//U3D_B2_PHYD_P_SIGDET1
+#define RG_SSUSB_P_SIGDET_FLT_DIS                 (0x1<<31) //31:31
+#define RG_SSUSB_P_SIGDET_FLT_G2_DEAST_SEL        (0x7f<<24) //30:24
+#define RG_SSUSB_P_SIGDET_FLT_G1_DEAST_SEL        (0x7f<<16) //22:16
+#define RG_SSUSB_P_SIGDET_FLT_P2_AST_SEL          (0x7f<<8) //14:8
+#define RG_SSUSB_P_SIGDET_FLT_PX_AST_SEL          (0x7f<<0) //6:0
+
+//U3D_B2_PHYD_P_SIGDET2
+#define RG_SSUSB_P_SIGDET_RX_VAL_S                (0x1<<29) //29:29
+#define RG_SSUSB_P_SIGDET_L0S_DEAS_SEL            (0x1<<28) //28:28
+#define RG_SSUSB_P_SIGDET_L0_EXIT_S               (0x1<<27) //27:27
+#define RG_SSUSB_P_SIGDET_L0S_EXIT_T_S            (0x3<<25) //26:25
+#define RG_SSUSB_P_SIGDET_L0S_EXIT_S              (0x1<<24) //24:24
+#define RG_SSUSB_P_SIGDET_L0S_ENTRY_S             (0x1<<16) //16:16
+#define RG_SSUSB_P_SIGDET_PRB_SEL                 (0x1<<10) //10:10
+#define RG_SSUSB_P_SIGDET_BK_SIG_T                (0x3<<8) //9:8
+#define RG_SSUSB_P_SIGDET_P2_RXLFPS               (0x1<<6) //6:6
+#define RG_SSUSB_P_SIGDET_NON_BK_AD               (0x1<<5) //5:5
+#define RG_SSUSB_P_SIGDET_BK_B_RXEQ               (0x1<<4) //4:4
+#define RG_SSUSB_P_SIGDET_G2_KO_SEL               (0x3<<2) //3:2
+#define RG_SSUSB_P_SIGDET_G1_KO_SEL               (0x3<<0) //1:0
+
+//U3D_B2_PHYD_P_SIGDET_CAL1
+#define RG_SSUSB_P_SIGDET_CAL_OFFSET              (0x1f<<24) //28:24
+#define RG_SSUSB_P_FORCE_SIGDET_CAL_OFFSET        (0x1<<16) //16:16
+#define RG_SSUSB_P_SIGDET_CAL_EN                  (0x1<<8) //8:8
+#define RG_SSUSB_P_FORCE_SIGDET_CAL_EN            (0x1<<3) //3:3
+#define RG_SSUSB_P_SIGDET_FLT_EN                  (0x1<<2) //2:2
+#define RG_SSUSB_P_SIGDET_SAMPLE_PRD              (0x1<<1) //1:1
+#define RG_SSUSB_P_SIGDET_REK                     (0x1<<0) //0:0
+
+//U3D_B2_PHYD_RXDET1
+#define RG_SSUSB_RXDET_PRB_SEL                    (0x1<<31) //31:31
+#define RG_SSUSB_FORCE_CMDET                      (0x1<<30) //30:30
+#define RG_SSUSB_RXDET_EN                         (0x1<<29) //29:29
+#define RG_SSUSB_FORCE_RXDET_EN                   (0x1<<28) //28:28
+#define RG_SSUSB_RXDET_K_TWICE                    (0x1<<27) //27:27
+#define RG_SSUSB_RXDET_STB3_SET                   (0x1ff<<18) //26:18
+#define RG_SSUSB_RXDET_STB2_SET                   (0x1ff<<9) //17:9
+#define RG_SSUSB_RXDET_STB1_SET                   (0x1ff<<0) //8:0
+
+//U3D_B2_PHYD_RXDET2
+#define RG_SSUSB_PHYD_TRAINDEC_FORCE_CGEN         (0x1<<31) //31:31
+#define RG_SSUSB_PHYD_BERTLB_FORCE_CGEN           (0x1<<30) //30:30
+#define RG_SSUSB_PHYD_T2RLB_FORCE_CGEN            (0x1<<29) //29:29
+#define RG_SSUSB_PDN_T_SEL                        (0x3<<18) //19:18
+#define RG_SSUSB_RXDET_STB3_SET_P3                (0x1ff<<9) //17:9
+#define RG_SSUSB_RXDET_STB2_SET_P3                (0x1ff<<0) //8:0
+
+//U3D_B2_PHYD_MISC0
+#define RG_SSUSB_FORCE_PLL_DDS_HF_EN              (0x1<<22) //22:22
+#define RG_SSUSB_PLL_DDS_HF_EN_MAN                (0x1<<21) //21:21
+#define RG_SSUSB_RXLFPS_ENTXDRV                   (0x1<<20) //20:20
+#define RG_SSUSB_RX_FL_UNLOCKTH                   (0xf<<16) //19:16
+#define RG_SSUSB_LFPS_PSEL                        (0x1<<15) //15:15
+#define RG_SSUSB_RX_SIGDET_EN                     (0x1<<14) //14:14
+#define RG_SSUSB_RX_SIGDET_EN_SEL                 (0x1<<13) //13:13
+#define RG_SSUSB_RX_PI_CAL_EN                     (0x1<<12) //12:12
+#define RG_SSUSB_RX_PI_CAL_EN_SEL                 (0x1<<11) //11:11
+#define RG_SSUSB_P3_CLS_CK_SEL                    (0x1<<10) //10:10
+#define RG_SSUSB_T2RLB_PSEL                       (0x3<<8) //9:8
+#define RG_SSUSB_PPCTL_PSEL                       (0x7<<5) //7:5
+#define RG_SSUSB_PHYD_TX_DATA_INV                 (0x1<<4) //4:4
+#define RG_SSUSB_BERTLB_PSEL                      (0x3<<2) //3:2
+#define RG_SSUSB_RETRACK_DIS                      (0x1<<1) //1:1
+#define RG_SSUSB_PPERRCNT_CLR                     (0x1<<0) //0:0
+
+//U3D_B2_PHYD_MISC2
+#define RG_SSUSB_FRC_PLL_DDS_PREDIV2              (0x1<<31) //31:31
+#define RG_SSUSB_FRC_PLL_DDS_IADJ                 (0xf<<27) //30:27
+#define RG_SSUSB_P_SIGDET_125FILTER               (0x1<<26) //26:26
+#define RG_SSUSB_P_SIGDET_RST_FILTER              (0x1<<25) //25:25
+#define RG_SSUSB_P_SIGDET_EID_USE_RAW             (0x1<<24) //24:24
+#define RG_SSUSB_P_SIGDET_LTD_USE_RAW             (0x1<<23) //23:23
+#define RG_SSUSB_EIDLE_BF_RXDET                   (0x1<<22) //22:22
+#define RG_SSUSB_EIDLE_LP_STBCYC                  (0x1ff<<13) //21:13
+#define RG_SSUSB_TX_EIDLE_LP_POSTDLY              (0x3f<<7) //12:7
+#define RG_SSUSB_TX_EIDLE_LP_PREDLY               (0x3f<<1) //6:1
+#define RG_SSUSB_TX_EIDLE_LP_EN_ADV               (0x1<<0) //0:0
+
+//U3D_B2_PHYD_MISC3
+#define RGS_SSUSB_DDS_CALIB_C_STATE               (0x7<<16) //18:16
+#define RGS_SSUSB_PPERRCNT                        (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_0
+#define RG_SSUSB_RING_OSC_CNTEND                  (0x1ff<<23) //31:23
+#define RG_SSUSB_XTAL_OSC_CNTEND                  (0x7f<<16) //22:16
+#define RG_SSUSB_RING_OSC_EN                      (0x1<<3) //3:3
+#define RG_SSUSB_RING_OSC_FORCE_EN                (0x1<<2) //2:2
+#define RG_SSUSB_FRC_RING_BYPASS_DET              (0x1<<1) //1:1
+#define RG_SSUSB_RING_BYPASS_DET                  (0x1<<0) //0:0
+
+//U3D_B2_ROSC_1
+#define RG_SSUSB_RING_OSC_FRC_P3                  (0x1<<20) //20:20
+#define RG_SSUSB_RING_OSC_P3                      (0x1<<19) //19:19
+#define RG_SSUSB_RING_OSC_FRC_RECAL               (0x3<<17) //18:17
+#define RG_SSUSB_RING_OSC_RECAL                   (0x1<<16) //16:16
+#define RG_SSUSB_RING_OSC_SEL                     (0xff<<8) //15:8
+#define RG_SSUSB_RING_OSC_FRC_SEL                 (0x1<<0) //0:0
+
+//U3D_B2_ROSC_2
+#define RG_SSUSB_RING_DET_STRCYC2                 (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_STRCYC1                 (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_3
+#define RG_SSUSB_RING_DET_DETWIN1                 (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_STRCYC3                 (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_4
+#define RG_SSUSB_RING_DET_DETWIN3                 (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_DETWIN2                 (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_5
+#define RG_SSUSB_RING_DET_LBOND1                  (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_UBOND1                  (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_6
+#define RG_SSUSB_RING_DET_LBOND2                  (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_UBOND2                  (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_7
+#define RG_SSUSB_RING_DET_LBOND3                  (0xffff<<16) //31:16
+#define RG_SSUSB_RING_DET_UBOND3                  (0xffff<<0) //15:0
+
+//U3D_B2_ROSC_8
+#define RG_SSUSB_RING_RESERVE                     (0xffff<<16) //31:16
+#define RG_SSUSB_ROSC_PROB_SEL                    (0xf<<2) //5:2
+#define RG_SSUSB_RING_FREQMETER_EN                (0x1<<1) //1:1
+#define RG_SSUSB_RING_DET_BPS_UBOND               (0x1<<0) //0:0
+
+//U3D_B2_ROSC_9
+#define RGS_FM_RING_CNT                           (0xffff<<16) //31:16
+#define RGS_SSUSB_RING_OSC_STATE                  (0x3<<10) //11:10
+#define RGS_SSUSB_RING_OSC_STABLE                 (0x1<<9) //9:9
+#define RGS_SSUSB_RING_OSC_CAL_FAIL               (0x1<<8) //8:8
+#define RGS_SSUSB_RING_OSC_CAL                    (0xff<<0) //7:0
+
+//U3D_B2_ROSC_A
+#define RGS_SSUSB_ROSC_PROB_OUT                   (0xff<<0) //7:0
+
+//U3D_PHYD_VERSION
+#define RGS_SSUSB_PHYD_VERSION                    (0xffffffff<<0) //31:0
+
+//U3D_PHYD_MODEL
+#define RGS_SSUSB_PHYD_MODEL                      (0xffffffff<<0) //31:0
+
+
+/* OFFSET */
+
+//U3D_B2_PHYD_TOP1
+#define RG_SSUSB_PCIE2_K_EMP_OFST                 (28)
+#define RG_SSUSB_PCIE2_K_FUL_OFST                 (24)
+#define RG_SSUSB_TX_EIDLE_LP_EN_OFST              (17)
+#define RG_SSUSB_FORCE_TX_EIDLE_LP_EN_OFST        (16)
+#define RG_SSUSB_SIGDET_EN_OFST                   (15)
+#define RG_SSUSB_FORCE_SIGDET_EN_OFST             (14)
+#define RG_SSUSB_CLKRX_EN_OFST                    (13)
+#define RG_SSUSB_FORCE_CLKRX_EN_OFST              (12)
+#define RG_SSUSB_CLKTX_EN_OFST                    (11)
+#define RG_SSUSB_FORCE_CLKTX_EN_OFST              (10)
+#define RG_SSUSB_CLK_REQ_N_I_OFST                 (9)
+#define RG_SSUSB_FORCE_CLK_REQ_N_I_OFST           (8)
+#define RG_SSUSB_RATE_OFST                        (6)
+#define RG_SSUSB_FORCE_RATE_OFST                  (5)
+#define RG_SSUSB_PCIE_MODE_SEL_OFST               (4)
+#define RG_SSUSB_FORCE_PCIE_MODE_SEL_OFST         (3)
+#define RG_SSUSB_PHY_MODE_OFST                    (1)
+#define RG_SSUSB_FORCE_PHY_MODE_OFST              (0)
+
+//U3D_B2_PHYD_TOP2
+#define RG_SSUSB_FORCE_IDRV_6DB_OFST              (30)
+#define RG_SSUSB_IDRV_6DB_OFST                    (24)
+#define RG_SSUSB_FORCE_IDEM_3P5DB_OFST            (22)
+#define RG_SSUSB_IDEM_3P5DB_OFST                  (16)
+#define RG_SSUSB_FORCE_IDRV_3P5DB_OFST            (14)
+#define RG_SSUSB_IDRV_3P5DB_OFST                  (8)
+#define RG_SSUSB_FORCE_IDRV_0DB_OFST              (6)
+#define RG_SSUSB_IDRV_0DB_OFST                    (0)
+
+//U3D_B2_PHYD_TOP3
+#define RG_SSUSB_TX_BIASI_OFST                    (25)
+#define RG_SSUSB_FORCE_TX_BIASI_EN_OFST           (24)
+#define RG_SSUSB_TX_BIASI_EN_OFST                 (16)
+#define RG_SSUSB_FORCE_TX_BIASI_OFST              (13)
+#define RG_SSUSB_FORCE_IDEM_6DB_OFST              (8)
+#define RG_SSUSB_IDEM_6DB_OFST                    (0)
+
+//U3D_B2_PHYD_TOP4
+#define RG_SSUSB_G1_CDR_BIC_LTR_OFST              (28)
+#define RG_SSUSB_G1_CDR_BIC_LTD0_OFST             (24)
+#define RG_SSUSB_G1_CDR_BC_LTD1_OFST              (16)
+#define RG_SSUSB_G1_CDR_BC_LTR_OFST               (8)
+#define RG_SSUSB_G1_CDR_BC_LTD0_OFST              (0)
+
+//U3D_B2_PHYD_TOP5
+#define RG_SSUSB_G1_CDR_BIR_LTD1_OFST             (24)
+#define RG_SSUSB_G1_CDR_BIR_LTR_OFST              (16)
+#define RG_SSUSB_G1_CDR_BIR_LTD0_OFST             (8)
+#define RG_SSUSB_G1_CDR_BIC_LTD1_OFST             (0)
+
+//U3D_B2_PHYD_TOP6
+#define RG_SSUSB_G2_CDR_BIC_LTR_OFST              (28)
+#define RG_SSUSB_G2_CDR_BIC_LTD0_OFST             (24)
+#define RG_SSUSB_G2_CDR_BC_LTD1_OFST              (16)
+#define RG_SSUSB_G2_CDR_BC_LTR_OFST               (8)
+#define RG_SSUSB_G2_CDR_BC_LTD0_OFST              (0)
+
+//U3D_B2_PHYD_TOP7
+#define RG_SSUSB_G2_CDR_BIR_LTD1_OFST             (24)
+#define RG_SSUSB_G2_CDR_BIR_LTR_OFST              (16)
+#define RG_SSUSB_G2_CDR_BIR_LTD0_OFST             (8)
+#define RG_SSUSB_G2_CDR_BIC_LTD1_OFST             (0)
+
+//U3D_B2_PHYD_P_SIGDET1
+#define RG_SSUSB_P_SIGDET_FLT_DIS_OFST            (31)
+#define RG_SSUSB_P_SIGDET_FLT_G2_DEAST_SEL_OFST   (24)
+#define RG_SSUSB_P_SIGDET_FLT_G1_DEAST_SEL_OFST   (16)
+#define RG_SSUSB_P_SIGDET_FLT_P2_AST_SEL_OFST     (8)
+#define RG_SSUSB_P_SIGDET_FLT_PX_AST_SEL_OFST     (0)
+
+//U3D_B2_PHYD_P_SIGDET2
+#define RG_SSUSB_P_SIGDET_RX_VAL_S_OFST           (29)
+#define RG_SSUSB_P_SIGDET_L0S_DEAS_SEL_OFST       (28)
+#define RG_SSUSB_P_SIGDET_L0_EXIT_S_OFST          (27)
+#define RG_SSUSB_P_SIGDET_L0S_EXIT_T_S_OFST       (25)
+#define RG_SSUSB_P_SIGDET_L0S_EXIT_S_OFST         (24)
+#define RG_SSUSB_P_SIGDET_L0S_ENTRY_S_OFST        (16)
+#define RG_SSUSB_P_SIGDET_PRB_SEL_OFST            (10)
+#define RG_SSUSB_P_SIGDET_BK_SIG_T_OFST           (8)
+#define RG_SSUSB_P_SIGDET_P2_RXLFPS_OFST          (6)
+#define RG_SSUSB_P_SIGDET_NON_BK_AD_OFST          (5)
+#define RG_SSUSB_P_SIGDET_BK_B_RXEQ_OFST          (4)
+#define RG_SSUSB_P_SIGDET_G2_KO_SEL_OFST          (2)
+#define RG_SSUSB_P_SIGDET_G1_KO_SEL_OFST          (0)
+
+//U3D_B2_PHYD_P_SIGDET_CAL1
+#define RG_SSUSB_P_SIGDET_CAL_OFFSET_OFST         (24)
+#define RG_SSUSB_P_FORCE_SIGDET_CAL_OFFSET_OFST   (16)
+#define RG_SSUSB_P_SIGDET_CAL_EN_OFST             (8)
+#define RG_SSUSB_P_FORCE_SIGDET_CAL_EN_OFST       (3)
+#define RG_SSUSB_P_SIGDET_FLT_EN_OFST             (2)
+#define RG_SSUSB_P_SIGDET_SAMPLE_PRD_OFST         (1)
+#define RG_SSUSB_P_SIGDET_REK_OFST                (0)
+
+//U3D_B2_PHYD_RXDET1
+#define RG_SSUSB_RXDET_PRB_SEL_OFST               (31)
+#define RG_SSUSB_FORCE_CMDET_OFST                 (30)
+#define RG_SSUSB_RXDET_EN_OFST                    (29)
+#define RG_SSUSB_FORCE_RXDET_EN_OFST              (28)
+#define RG_SSUSB_RXDET_K_TWICE_OFST               (27)
+#define RG_SSUSB_RXDET_STB3_SET_OFST              (18)
+#define RG_SSUSB_RXDET_STB2_SET_OFST              (9)
+#define RG_SSUSB_RXDET_STB1_SET_OFST              (0)
+
+//U3D_B2_PHYD_RXDET2
+#define RG_SSUSB_PHYD_TRAINDEC_FORCE_CGEN_OFST    (31)
+#define RG_SSUSB_PHYD_BERTLB_FORCE_CGEN_OFST      (30)
+#define RG_SSUSB_PHYD_T2RLB_FORCE_CGEN_OFST       (29)
+#define RG_SSUSB_PDN_T_SEL_OFST                   (18)
+#define RG_SSUSB_RXDET_STB3_SET_P3_OFST           (9)
+#define RG_SSUSB_RXDET_STB2_SET_P3_OFST           (0)
+
+//U3D_B2_PHYD_MISC0
+#define RG_SSUSB_FORCE_PLL_DDS_HF_EN_OFST         (22)
+#define RG_SSUSB_PLL_DDS_HF_EN_MAN_OFST           (21)
+#define RG_SSUSB_RXLFPS_ENTXDRV_OFST              (20)
+#define RG_SSUSB_RX_FL_UNLOCKTH_OFST              (16)
+#define RG_SSUSB_LFPS_PSEL_OFST                   (15)
+#define RG_SSUSB_RX_SIGDET_EN_OFST                (14)
+#define RG_SSUSB_RX_SIGDET_EN_SEL_OFST            (13)
+#define RG_SSUSB_RX_PI_CAL_EN_OFST                (12)
+#define RG_SSUSB_RX_PI_CAL_EN_SEL_OFST            (11)
+#define RG_SSUSB_P3_CLS_CK_SEL_OFST               (10)
+#define RG_SSUSB_T2RLB_PSEL_OFST                  (8)
+#define RG_SSUSB_PPCTL_PSEL_OFST                  (5)
+#define RG_SSUSB_PHYD_TX_DATA_INV_OFST            (4)
+#define RG_SSUSB_BERTLB_PSEL_OFST                 (2)
+#define RG_SSUSB_RETRACK_DIS_OFST                 (1)
+#define RG_SSUSB_PPERRCNT_CLR_OFST                (0)
+
+//U3D_B2_PHYD_MISC2
+#define RG_SSUSB_FRC_PLL_DDS_PREDIV2_OFST         (31)
+#define RG_SSUSB_FRC_PLL_DDS_IADJ_OFST            (27)
+#define RG_SSUSB_P_SIGDET_125FILTER_OFST          (26)
+#define RG_SSUSB_P_SIGDET_RST_FILTER_OFST         (25)
+#define RG_SSUSB_P_SIGDET_EID_USE_RAW_OFST        (24)
+#define RG_SSUSB_P_SIGDET_LTD_USE_RAW_OFST        (23)
+#define RG_SSUSB_EIDLE_BF_RXDET_OFST              (22)
+#define RG_SSUSB_EIDLE_LP_STBCYC_OFST             (13)
+#define RG_SSUSB_TX_EIDLE_LP_POSTDLY_OFST         (7)
+#define RG_SSUSB_TX_EIDLE_LP_PREDLY_OFST          (1)
+#define RG_SSUSB_TX_EIDLE_LP_EN_ADV_OFST          (0)
+
+//U3D_B2_PHYD_MISC3
+#define RGS_SSUSB_DDS_CALIB_C_STATE_OFST          (16)
+#define RGS_SSUSB_PPERRCNT_OFST                   (0)
+
+//U3D_B2_ROSC_0
+#define RG_SSUSB_RING_OSC_CNTEND_OFST             (23)
+#define RG_SSUSB_XTAL_OSC_CNTEND_OFST             (16)
+#define RG_SSUSB_RING_OSC_EN_OFST                 (3)
+#define RG_SSUSB_RING_OSC_FORCE_EN_OFST           (2)
+#define RG_SSUSB_FRC_RING_BYPASS_DET_OFST         (1)
+#define RG_SSUSB_RING_BYPASS_DET_OFST             (0)
+
+//U3D_B2_ROSC_1
+#define RG_SSUSB_RING_OSC_FRC_P3_OFST             (20)
+#define RG_SSUSB_RING_OSC_P3_OFST                 (19)
+#define RG_SSUSB_RING_OSC_FRC_RECAL_OFST          (17)
+#define RG_SSUSB_RING_OSC_RECAL_OFST              (16)
+#define RG_SSUSB_RING_OSC_SEL_OFST                (8)
+#define RG_SSUSB_RING_OSC_FRC_SEL_OFST            (0)
+
+//U3D_B2_ROSC_2
+#define RG_SSUSB_RING_DET_STRCYC2_OFST            (16)
+#define RG_SSUSB_RING_DET_STRCYC1_OFST            (0)
+
+//U3D_B2_ROSC_3
+#define RG_SSUSB_RING_DET_DETWIN1_OFST            (16)
+#define RG_SSUSB_RING_DET_STRCYC3_OFST            (0)
+
+//U3D_B2_ROSC_4
+#define RG_SSUSB_RING_DET_DETWIN3_OFST            (16)
+#define RG_SSUSB_RING_DET_DETWIN2_OFST            (0)
+
+//U3D_B2_ROSC_5
+#define RG_SSUSB_RING_DET_LBOND1_OFST             (16)
+#define RG_SSUSB_RING_DET_UBOND1_OFST             (0)
+
+//U3D_B2_ROSC_6
+#define RG_SSUSB_RING_DET_LBOND2_OFST             (16)
+#define RG_SSUSB_RING_DET_UBOND2_OFST             (0)
+
+//U3D_B2_ROSC_7
+#define RG_SSUSB_RING_DET_LBOND3_OFST             (16)
+#define RG_SSUSB_RING_DET_UBOND3_OFST             (0)
+
+//U3D_B2_ROSC_8
+#define RG_SSUSB_RING_RESERVE_OFST                (16)
+#define RG_SSUSB_ROSC_PROB_SEL_OFST               (2)
+#define RG_SSUSB_RING_FREQMETER_EN_OFST           (1)
+#define RG_SSUSB_RING_DET_BPS_UBOND_OFST          (0)
+
+//U3D_B2_ROSC_9
+#define RGS_FM_RING_CNT_OFST                      (16)
+#define RGS_SSUSB_RING_OSC_STATE_OFST             (10)
+#define RGS_SSUSB_RING_OSC_STABLE_OFST            (9)
+#define RGS_SSUSB_RING_OSC_CAL_FAIL_OFST          (8)
+#define RGS_SSUSB_RING_OSC_CAL_OFST               (0)
+
+//U3D_B2_ROSC_A
+#define RGS_SSUSB_ROSC_PROB_OUT_OFST              (0)
+
+//U3D_PHYD_VERSION
+#define RGS_SSUSB_PHYD_VERSION_OFST               (0)
+
+//U3D_PHYD_MODEL
+#define RGS_SSUSB_PHYD_MODEL_OFST                 (0)
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct sifslv_chip_reg {
+	PHY_LE32 xtalbias;
+	PHY_LE32 syspll1;
+	PHY_LE32 gpio_ctla;
+	PHY_LE32 gpio_ctlb;
+	PHY_LE32 gpio_ctlc;
+};
+
+//U3D_GPIO_CTLA
+#define RG_C60802_GPIO_CTLA                       (0xffffffff<<0) //31:0
+
+//U3D_GPIO_CTLB
+#define RG_C60802_GPIO_CTLB                       (0xffffffff<<0) //31:0
+
+//U3D_GPIO_CTLC
+#define RG_C60802_GPIO_CTLC                       (0xffffffff<<0) //31:0
+
+/* OFFSET */
+
+//U3D_GPIO_CTLA
+#define RG_C60802_GPIO_CTLA_OFST                  (0)
+
+//U3D_GPIO_CTLB
+#define RG_C60802_GPIO_CTLB_OFST                  (0)
+
+//U3D_GPIO_CTLC
+#define RG_C60802_GPIO_CTLC_OFST                  (0)
+
+///////////////////////////////////////////////////////////////////////////////
+
+struct sifslv_fm_feg {
+	//0x0
+	PHY_LE32 fmcr0;
+	PHY_LE32 fmcr1;
+	PHY_LE32 fmcr2;
+	PHY_LE32 fmmonr0;
+	//0x10
+	PHY_LE32 fmmonr1;
+};
+
+//U3D_FMCR0
+#define RG_LOCKTH                                 (0xf<<28) //31:28
+#define RG_MONCLK_SEL                             (0x3<<26) //27:26
+#define RG_FM_MODE                                (0x1<<25) //25:25
+#define RG_FREQDET_EN                             (0x1<<24) //24:24
+#define RG_CYCLECNT                               (0xffffff<<0) //23:0
+
+//U3D_FMCR1
+#define RG_TARGET                                 (0xffffffff<<0) //31:0
+
+//U3D_FMCR2
+#define RG_OFFSET                                 (0xffffffff<<0) //31:0
+
+//U3D_FMMONR0
+#define USB_FM_OUT                                (0xffffffff<<0) //31:0
+
+//U3D_FMMONR1
+#define RG_MONCLK_SEL_3                           (0x1<<9) //9:9
+#define RG_FRCK_EN                                (0x1<<8) //8:8
+#define USBPLL_LOCK                               (0x1<<1) //1:1
+#define USB_FM_VLD                                (0x1<<0) //0:0
+
+
+/* OFFSET */
+
+//U3D_FMCR0
+#define RG_LOCKTH_OFST                            (28)
+#define RG_MONCLK_SEL_OFST                        (26)
+#define RG_FM_MODE_OFST                           (25)
+#define RG_FREQDET_EN_OFST                        (24)
+#define RG_CYCLECNT_OFST                          (0)
+
+//U3D_FMCR1
+#define RG_TARGET_OFST                            (0)
+
+//U3D_FMCR2
+#define RG_OFFSET_OFST                            (0)
+
+//U3D_FMMONR0
+#define USB_FM_OUT_OFST                           (0)
+
+//U3D_FMMONR1
+#define RG_MONCLK_SEL_3_OFST                      (9)
+#define RG_FRCK_EN_OFST                           (8)
+#define USBPLL_LOCK_OFST                          (1)
+#define USB_FM_VLD_OFST                           (0)
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+PHY_INT32 phy_init(struct u3phy_info *info);
+PHY_INT32 phy_change_pipe_phase(struct u3phy_info *info, PHY_INT32 phy_drv, PHY_INT32 pipe_phase);
+PHY_INT32 eyescan_init(struct u3phy_info *info);
+PHY_INT32 phy_eyescan(struct u3phy_info *info, PHY_INT32 x_t1, PHY_INT32 y_t1, PHY_INT32 x_br, PHY_INT32 y_br, PHY_INT32 delta_x, PHY_INT32 delta_y
+		, PHY_INT32 eye_cnt, PHY_INT32 num_cnt, PHY_INT32 PI_cal_en, PHY_INT32 num_ignore_cnt);
+PHY_INT32 u2_save_cur_en(struct u3phy_info *info);
+PHY_INT32 u2_save_cur_re(struct u3phy_info *info);
+PHY_INT32 u2_slew_rate_calibration(struct u3phy_info *info);
+
+#endif
+#endif
--- /dev/null
+++ b/drivers/usb/host/mtk-phy-ahb.c
@@ -0,0 +1,58 @@
+#include "mtk-phy.h"
+#ifdef CONFIG_U3D_HAL_SUPPORT
+#include "mu3d_hal_osal.h"
+#endif
+
+#ifdef CONFIG_U3_PHY_AHB_SUPPORT
+#include <linux/gfp.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+
+#ifndef CONFIG_U3D_HAL_SUPPORT
+#define os_writel(addr,data) {\
+		(*((volatile PHY_UINT32*)(addr)) = data);\
+	}
+#define os_readl(addr)  *((volatile PHY_UINT32*)(addr))
+#define os_writelmsk(addr, data, msk) \
+		{ os_writel(addr, ((os_readl(addr) & ~(msk)) | ((data) & (msk)))); \
+	}
+#define os_setmsk(addr, msk) \
+	{ os_writel(addr, os_readl(addr) | msk); \
+	}
+#define os_clrmsk(addr, msk) \
+   { os_writel(addr, os_readl(addr) &~ msk); \
+   }
+/*msk the data first, then umsk with the umsk.*/
+#define os_writelmskumsk(addr, data, msk, umsk) \
+{\
+   os_writel(addr, ((os_readl(addr) & ~(msk)) | ((data) & (msk))) & (umsk));\
+}
+
+#endif
+
+PHY_INT32 U3PhyWriteReg32(PHY_UINT32 addr, PHY_UINT32 data)
+{
+	os_writel(addr, data);
+
+	return 0;
+}
+
+PHY_INT32 U3PhyReadReg32(PHY_UINT32 addr)
+{
+	return os_readl(addr);
+}
+
+PHY_INT32 U3PhyWriteReg8(PHY_UINT32 addr, PHY_UINT8 data)
+{
+	os_writelmsk(addr&0xfffffffc, data<<((addr%4)*8), 0xff<<((addr%4)*8));
+	
+	return 0;
+}
+
+PHY_INT8 U3PhyReadReg8(PHY_UINT32 addr)
+{
+	return ((os_readl(addr)>>((addr%4)*8))&0xff);
+}
+
+#endif
+
--- /dev/null
+++ b/drivers/usb/host/mtk-phy.c
@@ -0,0 +1,102 @@
+#include <linux/gfp.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#define U3_PHY_LIB
+#include "mtk-phy.h"
+#ifdef CONFIG_PROJECT_7621
+#include "mtk-phy-7621.h"
+#endif
+#ifdef CONFIG_PROJECT_PHY
+static struct u3phy_operator project_operators = {
+	.init = phy_init,
+	.change_pipe_phase = phy_change_pipe_phase,
+	.eyescan_init = eyescan_init,
+	.eyescan = phy_eyescan,
+	.u2_slew_rate_calibration = u2_slew_rate_calibration,
+};
+#endif
+
+
+PHY_INT32 u3phy_init(){
+#ifndef CONFIG_PROJECT_PHY
+	PHY_INT32 u3phy_version;
+#endif
+	
+	if(u3phy != NULL){
+		return PHY_TRUE;
+	}
+
+	u3phy = kmalloc(sizeof(struct u3phy_info), GFP_NOIO);
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	u3phy_p1 = kmalloc(sizeof(struct u3phy_info), GFP_NOIO);
+#endif
+#ifdef CONFIG_U3_PHY_GPIO_SUPPORT
+	u3phy->phyd_version_addr = 0x2000e4;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	u3phy_p1->phyd_version_addr = 0x2000e4;
+#endif
+#else
+	u3phy->phyd_version_addr = U3_PHYD_B2_BASE + 0xe4;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	u3phy_p1->phyd_version_addr = U3_PHYD_B2_BASE_P1 + 0xe4;
+#endif
+#endif
+
+#ifdef CONFIG_PROJECT_PHY
+
+	u3phy->u2phy_regs = (struct u2phy_reg *)U2_PHY_BASE;
+	u3phy->u3phyd_regs = (struct u3phyd_reg *)U3_PHYD_BASE;
+	u3phy->u3phyd_bank2_regs = (struct u3phyd_bank2_reg *)U3_PHYD_B2_BASE;
+	u3phy->u3phya_regs = (struct u3phya_reg *)U3_PHYA_BASE;
+	u3phy->u3phya_da_regs = (struct u3phya_da_reg *)U3_PHYA_DA_BASE;
+	u3phy->sifslv_chip_regs = (struct sifslv_chip_reg *)SIFSLV_CHIP_BASE;		
+	u3phy->sifslv_fm_regs = (struct sifslv_fm_feg *)SIFSLV_FM_FEG_BASE;	
+	u3phy_ops = &project_operators;
+
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	u3phy_p1->u2phy_regs = (struct u2phy_reg *)U2_PHY_BASE_P1;
+	u3phy_p1->u3phyd_regs = (struct u3phyd_reg *)U3_PHYD_BASE_P1;
+	u3phy_p1->u3phyd_bank2_regs = (struct u3phyd_bank2_reg *)U3_PHYD_B2_BASE_P1;
+	u3phy_p1->u3phya_regs = (struct u3phya_reg *)U3_PHYA_BASE_P1;
+	u3phy_p1->u3phya_da_regs = (struct u3phya_da_reg *)U3_PHYA_DA_BASE_P1;
+	u3phy_p1->sifslv_chip_regs = (struct sifslv_chip_reg *)SIFSLV_CHIP_BASE;
+	u3phy_p1->sifslv_fm_regs = (struct sifslv_fm_feg *)SIFSLV_FM_FEG_BASE;
+#endif
+#endif
+
+	return PHY_TRUE;
+}
+
+PHY_INT32 U3PhyWriteField8(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value){
+	PHY_INT8 cur_value;
+	PHY_INT8 new_value;
+
+	cur_value = U3PhyReadReg8(addr);
+	new_value = (cur_value & (~mask)) | (value << offset);
+	//udelay(i2cdelayus);
+	U3PhyWriteReg8(addr, new_value);
+	return PHY_TRUE;
+}
+
+PHY_INT32 U3PhyWriteField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value){
+	PHY_INT32 cur_value;
+	PHY_INT32 new_value;
+
+	cur_value = U3PhyReadReg32(addr);
+	new_value = (cur_value & (~mask)) | ((value << offset) & mask);
+	U3PhyWriteReg32(addr, new_value);
+	//DRV_MDELAY(100);
+
+	return PHY_TRUE;
+}
+
+PHY_INT32 U3PhyReadField8(PHY_INT32 addr,PHY_INT32 offset,PHY_INT32 mask){
+	
+	return ((U3PhyReadReg8(addr) & mask) >> offset);
+}
+
+PHY_INT32 U3PhyReadField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask){
+
+	return ((U3PhyReadReg32(addr) & mask) >> offset);
+}
+
--- /dev/null
+++ b/drivers/usb/host/mtk-phy.h
@@ -0,0 +1,179 @@
+#ifndef __MTK_PHY_NEW_H
+#define __MTK_PHY_NEW_H
+
+//#define CONFIG_U3D_HAL_SUPPORT
+
+/* include system library */
+#include <linux/gfp.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/delay.h>
+
+/* Choose PHY R/W implementation */
+//#define CONFIG_U3_PHY_GPIO_SUPPORT	//SW I2C implemented by GPIO
+#define CONFIG_U3_PHY_AHB_SUPPORT	//AHB, only on SoC
+
+/* Choose PHY version */
+//Select your project by defining one of the followings
+#define CONFIG_PROJECT_7621 //7621
+#define CONFIG_PROJECT_PHY
+
+/* BASE ADDRESS DEFINE, should define this on ASIC */
+#define PHY_BASE		0xBE1D0000
+#define SIFSLV_FM_FEG_BASE	(PHY_BASE+0x100)
+#define SIFSLV_CHIP_BASE	(PHY_BASE+0x700)
+#define U2_PHY_BASE		(PHY_BASE+0x800)
+#define U3_PHYD_BASE		(PHY_BASE+0x900)
+#define U3_PHYD_B2_BASE		(PHY_BASE+0xa00)
+#define U3_PHYA_BASE		(PHY_BASE+0xb00)
+#define U3_PHYA_DA_BASE		(PHY_BASE+0xc00)
+
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#define SIFSLV_FM_FEG_BASE_P1	(PHY_BASE+0x100)
+#define SIFSLV_CHIP_BASE_P1	(PHY_BASE+0x700)
+#define U2_PHY_BASE_P1		(PHY_BASE+0x1000)
+#define U3_PHYD_BASE_P1		(PHY_BASE+0x1100)
+#define U3_PHYD_B2_BASE_P1	(PHY_BASE+0x1200)
+#define U3_PHYA_BASE_P1		(PHY_BASE+0x1300)
+#define U3_PHYA_DA_BASE_P1	(PHY_BASE+0x1400)
+#endif
+
+/*
+
+0x00000100	MODULE	ssusb_sifslv_fmreg	ssusb_sifslv_fmreg
+0x00000700	MODULE	ssusb_sifslv_ippc	ssusb_sifslv_ippc
+0x00000800	MODULE	ssusb_sifslv_u2phy_com	ssusb_sifslv_u2_phy_com_T28
+0x00000900	MODULE	ssusb_sifslv_u3phyd	ssusb_sifslv_u3phyd_T28
+0x00000a00	MODULE	ssusb_sifslv_u3phyd_bank2	ssusb_sifslv_u3phyd_bank2_T28
+0x00000b00	MODULE	ssusb_sifslv_u3phya	ssusb_sifslv_u3phya_T28
+0x00000c00	MODULE	ssusb_sifslv_u3phya_da	ssusb_sifslv_u3phya_da_T28
+*/
+
+
+/* TYPE DEFINE */
+typedef unsigned int	PHY_UINT32;
+typedef int				PHY_INT32;
+typedef	unsigned short	PHY_UINT16;
+typedef short			PHY_INT16;
+typedef unsigned char	PHY_UINT8;
+typedef char			PHY_INT8;
+
+typedef PHY_UINT32 __bitwise	PHY_LE32;
+
+/* CONSTANT DEFINE */
+#define PHY_FALSE	0
+#define PHY_TRUE	1
+
+/* MACRO DEFINE */
+#define DRV_WriteReg32(addr,data)       ((*(volatile PHY_UINT32 *)(addr)) = (unsigned long)(data))
+#define DRV_Reg32(addr)                 (*(volatile PHY_UINT32 *)(addr))
+
+#define DRV_MDELAY	mdelay
+#define DRV_MSLEEP	msleep
+#define DRV_UDELAY	udelay
+#define DRV_USLEEP	usleep
+
+/* PHY FUNCTION DEFINE, implemented in platform files, ex. ahb, gpio */
+PHY_INT32 U3PhyWriteReg32(PHY_UINT32 addr, PHY_UINT32 data);
+PHY_INT32 U3PhyReadReg32(PHY_UINT32 addr);
+PHY_INT32 U3PhyWriteReg8(PHY_UINT32 addr, PHY_UINT8 data);
+PHY_INT8 U3PhyReadReg8(PHY_UINT32 addr);
+
+/* PHY GENERAL USAGE FUNC, implemented in mtk-phy.c */
+PHY_INT32 U3PhyWriteField8(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value);
+PHY_INT32 U3PhyWriteField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value);
+PHY_INT32 U3PhyReadField8(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask);
+PHY_INT32 U3PhyReadField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask);
+
+struct u3phy_info {
+	PHY_INT32 phy_version;
+	PHY_INT32 phyd_version_addr;
+	
+#ifdef CONFIG_PROJECT_PHY	
+	struct u2phy_reg *u2phy_regs;
+	struct u3phya_reg *u3phya_regs;
+	struct u3phya_da_reg *u3phya_da_regs;
+	struct u3phyd_reg *u3phyd_regs;
+	struct u3phyd_bank2_reg *u3phyd_bank2_regs;
+	struct sifslv_chip_reg *sifslv_chip_regs;	
+	struct sifslv_fm_feg *sifslv_fm_regs;	
+#endif
+};
+
+struct u3phy_operator {
+	PHY_INT32 (*init) (struct u3phy_info *info);
+	PHY_INT32 (*change_pipe_phase) (struct u3phy_info *info, PHY_INT32 phy_drv, PHY_INT32 pipe_phase);
+	PHY_INT32 (*eyescan_init) (struct u3phy_info *info);
+	PHY_INT32 (*eyescan) (struct u3phy_info *info, PHY_INT32 x_t1, PHY_INT32 y_t1, PHY_INT32 x_br, PHY_INT32 y_br, PHY_INT32 delta_x, PHY_INT32 delta_y, PHY_INT32 eye_cnt, PHY_INT32 num_cnt, PHY_INT32 PI_cal_en, PHY_INT32 num_ignore_cnt);
+	PHY_INT32 (*u2_save_current_entry) (struct u3phy_info *info);
+	PHY_INT32 (*u2_save_current_recovery) (struct u3phy_info *info);
+	PHY_INT32 (*u2_slew_rate_calibration) (struct u3phy_info *info);
+};
+
+#ifdef U3_PHY_LIB
+#define AUTOEXT
+#else
+#define AUTOEXT extern
+#endif
+
+AUTOEXT struct u3phy_info *u3phy;
+AUTOEXT struct u3phy_info *u3phy_p1;
+AUTOEXT struct u3phy_operator *u3phy_ops;
+
+/*********eye scan required*********/
+
+#define LO_BYTE(x)                   ((PHY_UINT8)((x) & 0xFF))
+#define HI_BYTE(x)                   ((PHY_UINT8)(((x) & 0xFF00) >> 8))
+
+typedef enum
+{
+  SCAN_UP,
+  SCAN_DN
+} enumScanDir;
+
+struct strucScanRegion
+{
+  PHY_INT8 bX_tl;
+  PHY_INT8 bY_tl;
+  PHY_INT8 bX_br;
+  PHY_INT8 bY_br;
+  PHY_INT8 bDeltaX;
+  PHY_INT8 bDeltaY;
+};
+
+struct strucTestCycle
+{
+  PHY_UINT16 wEyeCnt;
+  PHY_INT8 bNumOfEyeCnt;
+  PHY_INT8 bPICalEn;
+  PHY_INT8 bNumOfIgnoreCnt;
+};
+
+#define ERRCNT_MAX		128
+#define CYCLE_COUNT_MAX	15
+
+/// the map resolution is 128 x 128 pts
+#define MAX_X                 127
+#define MAX_Y                 127
+#define MIN_X                 0
+#define MIN_Y                 0
+
+PHY_INT32 u3phy_init(void);
+
+AUTOEXT struct strucScanRegion           _rEye1;
+AUTOEXT struct strucScanRegion           _rEye2;
+AUTOEXT struct strucTestCycle            _rTestCycle;
+AUTOEXT PHY_UINT8                      _bXcurr;
+AUTOEXT PHY_UINT8                      _bYcurr;
+AUTOEXT enumScanDir               _eScanDir;
+AUTOEXT PHY_INT8                      _fgXChged;
+AUTOEXT PHY_INT8                      _bPIResult;
+/* use local variable instead to save memory use */
+#if 0
+AUTOEXT PHY_UINT32 pwErrCnt0[CYCLE_COUNT_MAX][ERRCNT_MAX][ERRCNT_MAX];
+AUTOEXT PHY_UINT32 pwErrCnt1[CYCLE_COUNT_MAX][ERRCNT_MAX][ERRCNT_MAX];
+#endif
+
+/***********************************/
+#endif
+
--- a/drivers/usb/host/pci-quirks.h
+++ b/drivers/usb/host/pci-quirks.h
@@ -1,7 +1,7 @@
 #ifndef __LINUX_USB_PCI_QUIRKS_H
 #define __LINUX_USB_PCI_QUIRKS_H
 
-#ifdef CONFIG_PCI
+#if defined (CONFIG_PCI) && !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
 int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
 #endif  /* CONFIG_PCI */
--- a/drivers/usb/host/xhci-dbg.c
+++ b/drivers/usb/host/xhci-dbg.c
@@ -21,6 +21,9 @@
  */
 
 #include "xhci.h"
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#include "xhci-mtk.h"
+#endif
 
 #define XHCI_INIT_VALUE 0x0
 
--- a/drivers/usb/host/xhci-mem.c
+++ b/drivers/usb/host/xhci-mem.c
@@ -67,6 +67,9 @@ static struct xhci_segment *xhci_segment
 
 static void xhci_segment_free(struct xhci_hcd *xhci, struct xhci_segment *seg)
 {
+	if (!seg)
+		return;
+
 	if (seg->trbs) {
 		dma_pool_free(xhci->segment_pool, seg->trbs, seg->dma);
 		seg->trbs = NULL;
@@ -1475,9 +1478,17 @@ int xhci_endpoint_init(struct xhci_hcd *
 			max_burst = (usb_endpoint_maxp(&ep->desc)
 				     & 0x1800) >> 11;
 		}
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+		if ((max_packet % 4 == 2) && (max_packet % 16 != 14) && (max_burst == 0) && usb_endpoint_dir_in(&ep->desc))
+		max_packet += 2;
+#endif
 		break;
 	case USB_SPEED_FULL:
 	case USB_SPEED_LOW:
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+		if ((max_packet % 4 == 2) && (max_packet % 16 != 14) && (max_burst == 0) && usb_endpoint_dir_in(&ep->desc))
+		max_packet += 2;
+#endif
 		break;
 	default:
 		BUG();
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk-power.c
@@ -0,0 +1,115 @@
+#include "xhci-mtk.h"
+#include "xhci-mtk-power.h"
+#include "xhci.h"
+#include <linux/kernel.h>       /* printk() */
+#include <linux/slab.h>
+#include <linux/delay.h>
+
+static int g_num_u3_port;
+static int g_num_u2_port;
+
+
+void enableXhciAllPortPower(struct xhci_hcd *xhci){
+	int i;
+	u32 port_id, temp;
+	u32 __iomem *addr;
+
+	g_num_u3_port = SSUSB_U3_PORT_NUM(readl(SSUSB_IP_CAP));
+	g_num_u2_port = SSUSB_U2_PORT_NUM(readl(SSUSB_IP_CAP));
+	
+	for(i=1; i<=g_num_u3_port; i++){
+		port_id=i;
+		addr = &xhci->op_regs->port_status_base + NUM_PORT_REGS*(port_id-1 & 0xff);
+		temp = readl(addr);
+		temp = xhci_port_state_to_neutral(temp);
+		temp |= PORT_POWER;
+		writel(temp, addr);
+	}
+	for(i=1; i<=g_num_u2_port; i++){
+		port_id=i+g_num_u3_port;
+		addr = &xhci->op_regs->port_status_base + NUM_PORT_REGS*(port_id-1 & 0xff);
+		temp = readl(addr);
+		temp = xhci_port_state_to_neutral(temp);
+		temp |= PORT_POWER;
+		writel(temp, addr);
+	}
+}
+
+void enableAllClockPower(){
+
+	int i;
+	u32 temp;
+
+	g_num_u3_port = SSUSB_U3_PORT_NUM(readl(SSUSB_IP_CAP));
+	g_num_u2_port = SSUSB_U2_PORT_NUM(readl(SSUSB_IP_CAP));
+
+	//2.	Enable xHC
+	writel(readl(SSUSB_IP_PW_CTRL) | (SSUSB_IP_SW_RST), SSUSB_IP_PW_CTRL);
+	writel(readl(SSUSB_IP_PW_CTRL) & (~SSUSB_IP_SW_RST), SSUSB_IP_PW_CTRL);
+	writel(readl(SSUSB_IP_PW_CTRL_1) & (~SSUSB_IP_PDN), SSUSB_IP_PW_CTRL_1);
+	
+	//1.	Enable target ports 
+	for(i=0; i<g_num_u3_port; i++){
+		temp = readl(SSUSB_U3_CTRL(i));
+		temp = temp & (~SSUSB_U3_PORT_PDN) & (~SSUSB_U3_PORT_DIS);
+		writel(temp, SSUSB_U3_CTRL(i));
+	}
+	for(i=0; i<g_num_u2_port; i++){
+		temp = readl(SSUSB_U2_CTRL(i));
+		temp = temp & (~SSUSB_U2_PORT_PDN) & (~SSUSB_U2_PORT_DIS);
+		writel(temp, SSUSB_U2_CTRL(i));
+	}
+	msleep(100);
+}
+
+
+//(X)disable clock/power of a port 
+//(X)if all ports are disabled, disable IP ctrl power
+//disable all ports and IP clock/power, this is just mention HW that the power/clock of port 
+//and IP could be disable if suspended.
+//If doesn't not disable all ports at first, the IP clock/power will never be disabled
+//(some U2 and U3 ports are binded to the same connection, that is, they will never enter suspend at the same time
+//port_index: port number
+//port_rev: 0x2 - USB2.0, 0x3 - USB3.0 (SuperSpeed)
+void disablePortClockPower(void){
+	int i;
+	u32 temp;
+
+	g_num_u3_port = SSUSB_U3_PORT_NUM(readl(SSUSB_IP_CAP));
+	g_num_u2_port = SSUSB_U2_PORT_NUM(readl(SSUSB_IP_CAP));
+	
+	for(i=0; i<g_num_u3_port; i++){
+		temp = readl(SSUSB_U3_CTRL(i));
+		temp = temp | (SSUSB_U3_PORT_PDN);
+		writel(temp, SSUSB_U3_CTRL(i));
+	}
+	for(i=0; i<g_num_u2_port; i++){
+		temp = readl(SSUSB_U2_CTRL(i));
+		temp = temp | (SSUSB_U2_PORT_PDN);
+		writel(temp, SSUSB_U2_CTRL(i));
+	}
+	writel(readl(SSUSB_IP_PW_CTRL_1) | (SSUSB_IP_PDN), SSUSB_IP_PW_CTRL_1);
+}
+
+//if IP ctrl power is disabled, enable it
+//enable clock/power of a port
+//port_index: port number
+//port_rev: 0x2 - USB2.0, 0x3 - USB3.0 (SuperSpeed)
+void enablePortClockPower(int port_index, int port_rev){
+	int i;
+	u32 temp;
+	
+	writel(readl(SSUSB_IP_PW_CTRL_1) & (~SSUSB_IP_PDN), SSUSB_IP_PW_CTRL_1);
+
+	if(port_rev == 0x3){
+		temp = readl(SSUSB_U3_CTRL(port_index));
+		temp = temp & (~SSUSB_U3_PORT_PDN);
+		writel(temp, SSUSB_U3_CTRL(port_index));
+	}
+	else if(port_rev == 0x2){
+		temp = readl(SSUSB_U2_CTRL(port_index));
+		temp = temp & (~SSUSB_U2_PORT_PDN);
+		writel(temp, SSUSB_U2_CTRL(port_index));
+	}
+}
+
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk-power.h
@@ -0,0 +1,13 @@
+#ifndef _XHCI_MTK_POWER_H
+#define _XHCI_MTK_POWER_H
+
+#include <linux/usb.h>
+#include "xhci.h"
+#include "xhci-mtk.h"
+
+void enableXhciAllPortPower(struct xhci_hcd *xhci);
+void enableAllClockPower(void);
+void disablePortClockPower(void);
+void enablePortClockPower(int port_index, int port_rev);
+
+#endif
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk-scheduler.c
@@ -0,0 +1,608 @@
+#include "xhci-mtk-scheduler.h"
+#include <linux/kernel.h>       /* printk() */
+
+static struct sch_ep **ss_out_eps[MAX_EP_NUM];
+static struct sch_ep **ss_in_eps[MAX_EP_NUM];
+static struct sch_ep **hs_eps[MAX_EP_NUM];	//including tt isoc
+static struct sch_ep **tt_intr_eps[MAX_EP_NUM];
+
+
+int mtk_xhci_scheduler_init(void){
+	int i;
+
+	for(i=0; i<MAX_EP_NUM; i++){
+		ss_out_eps[i] = NULL;
+	}
+	for(i=0; i<MAX_EP_NUM; i++){
+		ss_in_eps[i] = NULL;
+	}
+	for(i=0; i<MAX_EP_NUM; i++){
+		hs_eps[i] = NULL;
+	}
+	for(i=0; i<MAX_EP_NUM; i++){
+		tt_intr_eps[i] = NULL;
+	}
+	return 0;
+}
+
+int add_sch_ep(int dev_speed, int is_in, int isTT, int ep_type, int maxp, int interval, int burst
+	, int mult, int offset, int repeat, int pkts, int cs_count, int burst_mode
+	, int bw_cost, mtk_u32 *ep, struct sch_ep *tmp_ep){
+
+	struct sch_ep **ep_array;
+	int i;
+
+	if(is_in && dev_speed == USB_SPEED_SUPER ){
+		ep_array = (struct sch_ep **)ss_in_eps;
+	}
+	else if(dev_speed == USB_SPEED_SUPER){
+		ep_array = (struct sch_ep **)ss_out_eps;
+	}
+	else if(dev_speed == USB_SPEED_HIGH || (isTT && ep_type == USB_EP_ISOC)){
+		ep_array = (struct sch_ep **)hs_eps;
+	}
+	else{
+		ep_array = (struct sch_ep **)tt_intr_eps;
+	}
+	for(i=0; i<MAX_EP_NUM; i++){
+		if(ep_array[i] == NULL){
+			tmp_ep->dev_speed = dev_speed;
+			tmp_ep->isTT = isTT;
+			tmp_ep->is_in = is_in;
+			tmp_ep->ep_type = ep_type;
+			tmp_ep->maxp = maxp;
+			tmp_ep->interval = interval;
+			tmp_ep->burst = burst;
+			tmp_ep->mult = mult;
+			tmp_ep->offset = offset;
+			tmp_ep->repeat = repeat;
+			tmp_ep->pkts = pkts;
+			tmp_ep->cs_count = cs_count;
+			tmp_ep->burst_mode = burst_mode;
+			tmp_ep->bw_cost = bw_cost;
+			tmp_ep->ep = ep;
+			ep_array[i] = tmp_ep;
+			return SCH_SUCCESS;
+		}
+	}
+	return SCH_FAIL;
+}
+
+int count_ss_bw(int is_in, int ep_type, int maxp, int interval, int burst, int mult, int offset, int repeat
+	, int td_size){
+	int i, j, k;
+	int bw_required[3];
+	int final_bw_required;
+	int bw_required_per_repeat;
+	int tmp_bw_required;
+	struct sch_ep *cur_sch_ep;
+	struct sch_ep **ep_array;
+	int cur_offset;
+	int cur_ep_offset;
+	int tmp_offset;
+	int tmp_interval;
+	int ep_offset;
+	int ep_interval;
+	int ep_repeat;
+	int ep_mult;
+	
+	if(is_in){
+		ep_array = (struct sch_ep **)ss_in_eps;
+	}
+	else{
+		ep_array = (struct sch_ep **)ss_out_eps;
+	}
+	
+	bw_required[0] = 0;
+	bw_required[1] = 0;
+	bw_required[2] = 0;
+	
+	if(repeat == 0){
+		final_bw_required = 0;
+		for(i=0; i<MAX_EP_NUM; i++){
+			cur_sch_ep = ep_array[i];
+			if(cur_sch_ep == NULL){
+				continue;
+			}
+			ep_interval = cur_sch_ep->interval;
+			ep_offset = cur_sch_ep->offset;
+			if(cur_sch_ep->repeat == 0){
+				if(ep_interval >= interval){
+					tmp_offset = ep_offset + ep_interval - offset;
+					tmp_interval = interval;
+				}
+				else{
+					tmp_offset = offset + interval - ep_offset;
+					tmp_interval = ep_interval;
+				}
+				if(tmp_offset % tmp_interval == 0){
+					final_bw_required += cur_sch_ep->bw_cost;
+				}
+			}
+			else{
+				ep_repeat = cur_sch_ep->repeat;
+				ep_mult = cur_sch_ep->mult;
+				for(k=0; k<=ep_mult; k++){
+					cur_ep_offset = ep_offset+(k*ep_mult);
+					if(ep_interval >= interval){
+						tmp_offset = cur_ep_offset + ep_interval - offset;
+						tmp_interval = interval;
+					}
+					else{
+						tmp_offset = offset + interval - cur_ep_offset;
+						tmp_interval = ep_interval;
+					}
+					if(tmp_offset % tmp_interval == 0){
+						final_bw_required += cur_sch_ep->bw_cost;
+						break;
+					}
+				}
+			}
+		}
+		final_bw_required += td_size;
+	}
+	else{
+		bw_required_per_repeat = maxp * (burst+1);
+		for(j=0; j<=mult; j++){
+			tmp_bw_required = 0;
+			cur_offset = offset+(j*repeat);
+			for(i=0; i<MAX_EP_NUM; i++){
+				cur_sch_ep = ep_array[i];
+				if(cur_sch_ep == NULL){
+					continue;
+				}
+				ep_interval = cur_sch_ep->interval;
+				ep_offset = cur_sch_ep->offset;
+				if(cur_sch_ep->repeat == 0){
+					if(ep_interval >= interval){
+						tmp_offset = ep_offset + ep_interval - cur_offset;
+						tmp_interval = interval;
+					}
+					else{
+						tmp_offset = cur_offset + interval - ep_offset;
+						tmp_interval = ep_interval;
+					}
+					if(tmp_offset % tmp_interval == 0){
+						tmp_bw_required += cur_sch_ep->bw_cost;
+					}
+				}
+				else{
+					ep_repeat = cur_sch_ep->repeat;
+					ep_mult = cur_sch_ep->mult;
+					for(k=0; k<=ep_mult; k++){
+						cur_ep_offset = ep_offset+(k*ep_repeat);
+						if(ep_interval >= interval){
+							tmp_offset = cur_ep_offset + ep_interval - cur_offset;
+							tmp_interval = interval;
+						}
+						else{
+							tmp_offset = cur_offset + interval - cur_ep_offset;
+							tmp_interval = ep_interval;
+						}
+						if(tmp_offset % tmp_interval == 0){
+							tmp_bw_required += cur_sch_ep->bw_cost;
+							break;
+						}
+					}
+				}
+			}
+			bw_required[j] = tmp_bw_required;
+		}
+		final_bw_required = SS_BW_BOUND;
+		for(j=0; j<=mult; j++){
+			if(bw_required[j] < final_bw_required){
+				final_bw_required = bw_required[j];
+			}
+		}
+		final_bw_required += bw_required_per_repeat;
+	}
+	return final_bw_required;
+}
+
+int count_hs_bw(int ep_type, int maxp, int interval, int offset, int td_size){
+	int i;
+	int bw_required;
+	struct sch_ep *cur_sch_ep;
+	int tmp_offset;
+	int tmp_interval;
+	int ep_offset;
+	int ep_interval;
+	int cur_tt_isoc_interval;	//for isoc tt check
+	
+	bw_required = 0;
+	for(i=0; i<MAX_EP_NUM; i++){
+		
+		cur_sch_ep = (struct sch_ep *)hs_eps[i];
+		if(cur_sch_ep == NULL){
+				continue;
+		}
+		ep_offset = cur_sch_ep->offset;
+		ep_interval = cur_sch_ep->interval;
+		
+		if(cur_sch_ep->isTT && cur_sch_ep->ep_type == USB_EP_ISOC){
+			cur_tt_isoc_interval = ep_interval<<3;
+			if(ep_interval >= interval){
+				tmp_offset = ep_offset + cur_tt_isoc_interval - offset;
+				tmp_interval = interval;
+			}
+			else{
+				tmp_offset = offset + interval - ep_offset;
+				tmp_interval = cur_tt_isoc_interval;
+			}
+			if(cur_sch_ep->is_in){
+				if((tmp_offset%tmp_interval >=2) && (tmp_offset%tmp_interval <= cur_sch_ep->cs_count)){
+					bw_required += 188;
+				}
+			}
+			else{
+				if(tmp_offset%tmp_interval <= cur_sch_ep->cs_count){
+					bw_required += 188;
+				}
+			}
+		}
+		else{
+			if(ep_interval >= interval){
+				tmp_offset = ep_offset + ep_interval - offset;
+				tmp_interval = interval;
+			}
+			else{
+				tmp_offset = offset + interval - ep_offset;
+				tmp_interval = ep_interval;
+			}
+			if(tmp_offset%tmp_interval == 0){
+				bw_required += cur_sch_ep->bw_cost;
+			}
+		}
+	}
+	bw_required += td_size;
+	return bw_required;
+}
+
+int count_tt_isoc_bw(int is_in, int maxp, int interval, int offset, int td_size){
+	char is_cs;
+	int mframe_idx, frame_idx, s_frame, s_mframe, cur_mframe;
+	int bw_required, max_bw;
+	int ss_cs_count;
+	int cs_mframe;
+	int max_frame;
+	int i,j;
+	struct sch_ep *cur_sch_ep;
+	int ep_offset;
+	int ep_interval;
+	int ep_cs_count;
+	int tt_isoc_interval;	//for isoc tt check
+	int cur_tt_isoc_interval;	//for isoc tt check
+	int tmp_offset;
+	int tmp_interval;
+	
+	is_cs = 0;
+	
+	tt_isoc_interval = interval<<3;	//frame to mframe
+	if(is_in){
+		is_cs = 1;
+	}
+	s_frame = offset/8;
+	s_mframe = offset%8;
+	ss_cs_count = (maxp + (188 - 1))/188;
+	if(is_cs){
+		cs_mframe = offset%8 + 2 + ss_cs_count;
+		if (cs_mframe <= 6)
+			ss_cs_count += 2;
+		else if (cs_mframe == 7)
+			ss_cs_count++;
+		else if (cs_mframe > 8)
+			return -1;
+	}
+	max_bw = 0;
+	if(is_in){
+		i=2;
+	}
+	for(cur_mframe = offset+i; i<ss_cs_count; cur_mframe++, i++){
+		bw_required = 0;
+		for(j=0; j<MAX_EP_NUM; j++){
+			cur_sch_ep = (struct sch_ep *)hs_eps[j];
+			if(cur_sch_ep == NULL){
+				continue;
+			}
+			ep_offset = cur_sch_ep->offset;
+			ep_interval = cur_sch_ep->interval;
+			if(cur_sch_ep->isTT && cur_sch_ep->ep_type == USB_EP_ISOC){
+				//isoc tt
+				//check if mframe offset overlap
+				//if overlap, add 188 to the bw
+				cur_tt_isoc_interval = ep_interval<<3;
+				if(cur_tt_isoc_interval >= tt_isoc_interval){
+					tmp_offset = (ep_offset+cur_tt_isoc_interval)  - cur_mframe;
+					tmp_interval = tt_isoc_interval;
+				}
+				else{
+					tmp_offset = (cur_mframe+tt_isoc_interval) - ep_offset;
+					tmp_interval = cur_tt_isoc_interval;
+				}
+				if(cur_sch_ep->is_in){
+					if((tmp_offset%tmp_interval >=2) && (tmp_offset%tmp_interval <= cur_sch_ep->cs_count)){
+						bw_required += 188;
+					}
+				}
+				else{
+					if(tmp_offset%tmp_interval <= cur_sch_ep->cs_count){
+						bw_required += 188;
+					}
+				}
+				
+			}
+			else if(cur_sch_ep->ep_type == USB_EP_INT || cur_sch_ep->ep_type == USB_EP_ISOC){
+				//check if mframe
+				if(ep_interval >= tt_isoc_interval){
+					tmp_offset = (ep_offset+ep_interval) - cur_mframe;
+					tmp_interval = tt_isoc_interval;
+				}
+				else{
+					tmp_offset = (cur_mframe+tt_isoc_interval) - ep_offset;
+					tmp_interval = ep_interval;
+				}
+				if(tmp_offset%tmp_interval == 0){
+					bw_required += cur_sch_ep->bw_cost;
+				}
+			}
+		}
+		bw_required += 188;
+		if(bw_required > max_bw){
+			max_bw = bw_required;
+		}
+	}
+	return max_bw;
+}
+
+int count_tt_intr_bw(int interval, int frame_offset){
+	//check all eps in tt_intr_eps
+	int ret;
+	int i,j;
+	int ep_offset;
+	int ep_interval;
+	int tmp_offset;
+	int tmp_interval;
+	ret = SCH_SUCCESS;
+	struct sch_ep *cur_sch_ep;
+	
+	for(i=0; i<MAX_EP_NUM; i++){
+		cur_sch_ep = (struct sch_ep *)tt_intr_eps[i];
+		if(cur_sch_ep == NULL){
+			continue;
+		}
+		ep_offset = cur_sch_ep->offset;
+		ep_interval = cur_sch_ep->interval;
+		if(ep_interval  >= interval){
+			tmp_offset = ep_offset + ep_interval - frame_offset;
+			tmp_interval = interval;
+		}
+		else{
+			tmp_offset = frame_offset + interval - ep_offset;
+			tmp_interval = ep_interval;
+		}
+		
+		if(tmp_offset%tmp_interval==0){
+			return SCH_FAIL;
+		}
+	}
+	return SCH_SUCCESS;
+}
+
+struct sch_ep * mtk_xhci_scheduler_remove_ep(int dev_speed, int is_in, int isTT, int ep_type, mtk_u32 *ep){
+	int i;
+	struct sch_ep **ep_array;
+	struct sch_ep *cur_ep;
+
+	if (is_in && dev_speed == USB_SPEED_SUPER) {
+		ep_array = (struct sch_ep **)ss_in_eps;
+	}
+	else if (dev_speed == USB_SPEED_SUPER) {
+		ep_array = (struct sch_ep **)ss_out_eps;
+	}
+	else if (dev_speed == USB_SPEED_HIGH || (isTT && ep_type == USB_EP_ISOC)) {
+		ep_array = (struct sch_ep **)hs_eps;
+	}
+	else {
+		ep_array = (struct sch_ep **)tt_intr_eps;
+	}
+	for (i = 0; i < MAX_EP_NUM; i++) {
+		cur_ep = (struct sch_ep *)ep_array[i];
+		if(cur_ep != NULL && cur_ep->ep == ep){
+			ep_array[i] = NULL;
+			return cur_ep;
+		}
+	}
+	return NULL;
+}
+
+int mtk_xhci_scheduler_add_ep(int dev_speed, int is_in, int isTT, int ep_type, int maxp, int interval, int burst
+	, int mult, mtk_u32 *ep, mtk_u32 *ep_ctx, struct sch_ep *sch_ep){
+	mtk_u32 bPkts = 0;
+	mtk_u32 bCsCount = 0;
+	mtk_u32 bBm = 1;
+	mtk_u32 bOffset = 0;
+	mtk_u32 bRepeat = 0;
+	int ret;
+	struct mtk_xhci_ep_ctx *temp_ep_ctx;
+	int td_size;
+	int mframe_idx, frame_idx;
+	int bw_cost;
+	int cur_bw, best_bw, best_bw_idx,repeat, max_repeat, best_bw_repeat;
+	int cur_offset, cs_mframe;
+	int break_out;
+	int frame_interval;
+
+	printk(KERN_ERR "add_ep parameters, dev_speed %d, is_in %d, isTT %d, ep_type %d, maxp %d, interval %d, burst %d, mult %d, ep 0x%x, ep_ctx 0x%x, sch_ep 0x%x\n", dev_speed, is_in, isTT, ep_type, maxp
+		, interval, burst, mult, ep, ep_ctx, sch_ep);
+	if(isTT && ep_type == USB_EP_INT && ((dev_speed == USB_SPEED_LOW) || (dev_speed == USB_SPEED_FULL))){
+		frame_interval = interval >> 3;
+		for(frame_idx=0; frame_idx<frame_interval; frame_idx++){
+			printk(KERN_ERR "check tt_intr_bw interval %d, frame_idx %d\n", frame_interval, frame_idx);
+			if(count_tt_intr_bw(frame_interval, frame_idx) == SCH_SUCCESS){
+				printk(KERN_ERR "check OK............\n");
+				bOffset = frame_idx<<3;
+				bPkts = 1;
+				bCsCount = 3;
+				bw_cost = maxp;
+				bRepeat = 0;
+				if(add_sch_ep(dev_speed, is_in, isTT, ep_type, maxp, frame_interval, burst, mult
+					, bOffset, bRepeat, bPkts, bCsCount, bBm, maxp, ep, sch_ep) == SCH_FAIL){
+					return SCH_FAIL;
+				}
+				ret = SCH_SUCCESS;
+				break;
+			}
+		}
+	}
+	else if(isTT && ep_type == USB_EP_ISOC){
+		best_bw = HS_BW_BOUND;
+		best_bw_idx = -1;
+		cur_bw = 0;
+		td_size = maxp;
+		break_out = 0;
+		frame_interval = interval>>3;
+		for(frame_idx=0; frame_idx<frame_interval && !break_out; frame_idx++){
+			for(mframe_idx=0; mframe_idx<8; mframe_idx++){
+				cur_offset = (frame_idx*8) + mframe_idx;
+				cur_bw = count_tt_isoc_bw(is_in, maxp, frame_interval, cur_offset, td_size);
+				if(cur_bw > 0 && cur_bw < best_bw){
+					best_bw_idx = cur_offset;
+					best_bw = cur_bw;
+					if(cur_bw == td_size || cur_bw < (HS_BW_BOUND>>1)){
+						break_out = 1;
+						break;
+					}
+				}
+			}
+		}
+		if(best_bw_idx == -1){
+			return SCH_FAIL;
+		}
+		else{
+			bOffset = best_bw_idx;
+			bPkts = 1;
+			bCsCount = (maxp + (188 - 1)) / 188;
+			if(is_in){
+				cs_mframe = bOffset%8 + 2 + bCsCount;
+				if (cs_mframe <= 6)
+					bCsCount += 2;
+				else if (cs_mframe == 7)
+					bCsCount++;
+			}
+			bw_cost = 188;
+			bRepeat = 0;
+			if(add_sch_ep( dev_speed, is_in, isTT, ep_type, maxp, interval, burst, mult
+				, bOffset, bRepeat, bPkts, bCsCount, bBm, bw_cost, ep, sch_ep) == SCH_FAIL){
+				return SCH_FAIL;
+			}
+			ret = SCH_SUCCESS;
+		}
+	}
+	else if((dev_speed == USB_SPEED_FULL || dev_speed == USB_SPEED_LOW) && ep_type == USB_EP_INT){
+		bPkts = 1;
+		ret = SCH_SUCCESS;
+	}
+	else if(dev_speed == USB_SPEED_FULL && ep_type == USB_EP_ISOC){
+		bPkts = 1;
+		ret = SCH_SUCCESS;
+	}
+	else if(dev_speed == USB_SPEED_HIGH && (ep_type == USB_EP_INT || ep_type == USB_EP_ISOC)){
+		best_bw = HS_BW_BOUND;
+		best_bw_idx = -1;
+		cur_bw = 0;
+		td_size = maxp*(burst+1);
+		for(cur_offset = 0; cur_offset<interval; cur_offset++){
+			cur_bw = count_hs_bw(ep_type, maxp, interval, cur_offset, td_size);
+			if(cur_bw > 0 && cur_bw < best_bw){
+				best_bw_idx = cur_offset;
+				best_bw = cur_bw;
+				if(cur_bw == td_size || cur_bw < (HS_BW_BOUND>>1)){
+					break;
+				}
+			}
+		}
+		if(best_bw_idx == -1){
+			return SCH_FAIL;
+		}
+		else{
+			bOffset = best_bw_idx;
+			bPkts = burst + 1;
+			bCsCount = 0;
+			bw_cost = td_size;
+			bRepeat = 0;
+			if(add_sch_ep(dev_speed, is_in, isTT, ep_type, maxp, interval, burst, mult
+				, bOffset, bRepeat, bPkts, bCsCount, bBm, bw_cost, ep, sch_ep) == SCH_FAIL){
+				return SCH_FAIL;
+			}
+			ret = SCH_SUCCESS;
+		}
+	}
+	else if(dev_speed == USB_SPEED_SUPER && (ep_type == USB_EP_INT || ep_type == USB_EP_ISOC)){
+		best_bw = SS_BW_BOUND;
+		best_bw_idx = -1;
+		cur_bw = 0;
+		td_size = maxp * (mult+1) * (burst+1);
+		if(mult == 0){
+			max_repeat = 0;
+		}
+		else{
+			max_repeat = (interval-1)/(mult+1);
+		}
+		break_out = 0;
+		for(frame_idx = 0; (frame_idx < interval) && !break_out; frame_idx++){
+			for(repeat = max_repeat; repeat >= 0; repeat--){
+				cur_bw = count_ss_bw(is_in, ep_type, maxp, interval, burst, mult, frame_idx
+					, repeat, td_size);
+				printk(KERN_ERR "count_ss_bw, frame_idx %d, repeat %d, td_size %d, result bw %d\n"
+					, frame_idx, repeat, td_size, cur_bw);
+				if(cur_bw > 0 && cur_bw < best_bw){
+					best_bw_idx = frame_idx;
+					best_bw_repeat = repeat;
+					best_bw = cur_bw;
+					if(cur_bw <= td_size || cur_bw < (HS_BW_BOUND>>1)){
+						break_out = 1;
+						break;
+					}
+				}
+			}
+		}
+		printk(KERN_ERR "final best idx %d, best repeat %d\n", best_bw_idx, best_bw_repeat);
+		if(best_bw_idx == -1){
+			return SCH_FAIL;
+		}
+		else{
+			bOffset = best_bw_idx;
+			bCsCount = 0;
+			bRepeat = best_bw_repeat;
+			if(bRepeat == 0){
+				bw_cost = (burst+1)*(mult+1)*maxp;
+				bPkts = (burst+1)*(mult+1);
+			}
+			else{
+				bw_cost = (burst+1)*maxp;
+				bPkts = (burst+1);
+			}
+			if(add_sch_ep(dev_speed, is_in, isTT, ep_type, maxp, interval, burst, mult
+				, bOffset, bRepeat, bPkts, bCsCount, bBm, bw_cost, ep, sch_ep) == SCH_FAIL){
+				return SCH_FAIL;
+			}
+			ret = SCH_SUCCESS;
+		}
+	}
+	else{
+		bPkts = 1;
+		ret = SCH_SUCCESS;
+	}
+	if(ret == SCH_SUCCESS){
+		temp_ep_ctx = (struct mtk_xhci_ep_ctx *)ep_ctx;
+		temp_ep_ctx->reserved[0] |= (BPKTS(bPkts) | BCSCOUNT(bCsCount) | BBM(bBm));
+		temp_ep_ctx->reserved[1] |= (BOFFSET(bOffset) | BREPEAT(bRepeat));
+
+		printk(KERN_DEBUG "[DBG] BPKTS: %x, BCSCOUNT: %x, BBM: %x\n", bPkts, bCsCount, bBm);
+		printk(KERN_DEBUG "[DBG] BOFFSET: %x, BREPEAT: %x\n", bOffset, bRepeat);
+		return SCH_SUCCESS;
+	}
+	else{
+		return SCH_FAIL;
+	}
+}
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk-scheduler.h
@@ -0,0 +1,77 @@
+#ifndef _XHCI_MTK_SCHEDULER_H
+#define _XHCI_MTK_SCHEDULER_H
+
+#define MTK_SCH_NEW		1
+
+#define SCH_SUCCESS		1
+#define SCH_FAIL		0
+
+#define MAX_EP_NUM		64
+#define SS_BW_BOUND		51000
+#define HS_BW_BOUND		6144
+
+#define USB_EP_CONTROL		0
+#define USB_EP_ISOC		1
+#define USB_EP_BULK		2
+#define USB_EP_INT		3
+
+#define USB_SPEED_LOW		1
+#define USB_SPEED_FULL		2
+#define USB_SPEED_HIGH		3
+#define USB_SPEED_SUPER		5
+
+/* mtk scheduler bitmasks */
+#define BPKTS(p)		((p) & 0x3f)
+#define BCSCOUNT(p)		(((p) & 0x7) << 8)
+#define BBM(p)			((p) << 11)
+#define BOFFSET(p)		((p) & 0x3fff)
+#define BREPEAT(p)		(((p) & 0x7fff) << 16)
+
+
+#if 1
+typedef unsigned int mtk_u32;
+typedef unsigned long long mtk_u64;
+#endif
+
+#define NULL ((void *)0)
+
+struct mtk_xhci_ep_ctx {
+	mtk_u32	ep_info;
+	mtk_u32	ep_info2;
+	mtk_u64	deq;
+	mtk_u32	tx_info;
+	/* offset 0x14 - 0x1f reserved for HC internal use */
+	mtk_u32	reserved[3];
+};
+
+
+struct sch_ep
+{
+	//device info
+	int dev_speed;
+	int isTT;
+	//ep info
+	int is_in;
+	int ep_type;
+	int maxp;
+	int interval;
+	int burst;
+	int mult;
+	//scheduling info
+	int offset;
+	int repeat;
+	int pkts;
+	int cs_count;
+	int burst_mode;
+	//other
+	int bw_cost;	//bandwidth cost in each repeat; including overhead
+	mtk_u32 *ep;		//address of usb_endpoint pointer
+};
+
+int mtk_xhci_scheduler_init(void);
+int mtk_xhci_scheduler_add_ep(int dev_speed, int is_in, int isTT, int ep_type, int maxp, int interval, int burst
+	, int mult, mtk_u32 *ep, mtk_u32 *ep_ctx, struct sch_ep *sch_ep);
+struct sch_ep * mtk_xhci_scheduler_remove_ep(int dev_speed, int is_in, int isTT, int ep_type, mtk_u32 *ep);
+
+
+#endif
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk.c
@@ -0,0 +1,265 @@
+#include "xhci-mtk.h"
+#include "xhci-mtk-power.h"
+#include "xhci.h"
+#include "mtk-phy.h"
+#ifdef CONFIG_C60802_SUPPORT
+#include "mtk-phy-c60802.h"
+#endif
+#include "xhci-mtk-scheduler.h"
+#include <linux/kernel.h>       /* printk() */
+#include <linux/slab.h>
+#include <linux/delay.h>
+#include <asm/uaccess.h>
+#include <linux/dma-mapping.h>
+#include <linux/platform_device.h>
+
+void setInitialReg(void )
+{
+	__u32 __iomem *addr;
+	u32 temp;
+
+	/* set SSUSB DMA burst size to 128B */
+	addr = SSUSB_U3_XHCI_BASE + SSUSB_HDMA_CFG;
+	temp = SSUSB_HDMA_CFG_MT7621_VALUE;
+	writel(temp, addr);
+
+	/* extend U3 LTSSM Polling.LFPS timeout value */
+	addr = SSUSB_U3_XHCI_BASE + U3_LTSSM_TIMING_PARAMETER3;
+	temp = U3_LTSSM_TIMING_PARAMETER3_VALUE;
+	writel(temp, addr);
+
+	/* EOF */
+	addr = SSUSB_U3_XHCI_BASE + SYNC_HS_EOF;
+	temp = SYNC_HS_EOF_VALUE;
+	writel(temp, addr);
+
+#if defined (CONFIG_PERIODIC_ENP)
+	/* HSCH_CFG1: SCH2_FIFO_DEPTH */
+	addr = SSUSB_U3_XHCI_BASE + HSCH_CFG1;
+	temp = readl(addr);
+	temp &= ~(0x3 << SCH2_FIFO_DEPTH_OFFSET);
+	writel(temp, addr);
+#endif
+
+	/* Doorbell handling */
+	addr = SIFSLV_IPPC + SSUSB_IP_SPAR0;
+	temp = 0x1;
+	writel(temp, addr);
+
+	/* Set SW PLL Stable mode to 1 for U2 LPM device remote wakeup */
+	/* Port 0 */
+	addr = U2_PHY_BASE + U2_PHYD_CR1;
+	temp = readl(addr);
+	temp &= ~(0x3 << 18);
+	temp |= (1 << 18);
+	writel(temp, addr);
+
+	/* Port 1 */
+	addr = U2_PHY_BASE_P1 + U2_PHYD_CR1;
+	temp = readl(addr);
+	temp &= ~(0x3 << 18);
+	temp |= (1 << 18);
+	writel(temp, addr);
+}
+
+
+void setLatchSel(void){
+	__u32 __iomem *latch_sel_addr;
+	u32 latch_sel_value;
+	latch_sel_addr = U3_PIPE_LATCH_SEL_ADD;
+	latch_sel_value = ((U3_PIPE_LATCH_TX)<<2) | (U3_PIPE_LATCH_RX);
+	writel(latch_sel_value, latch_sel_addr);
+}
+
+void reinitIP(void){
+	__u32 __iomem *ip_reset_addr;
+	u32 ip_reset_value;
+
+	enableAllClockPower();
+	mtk_xhci_scheduler_init();
+}
+
+void dbg_prb_out(void){
+	mtk_probe_init(0x0f0f0f0f);
+	mtk_probe_out(0xffffffff);
+	mtk_probe_out(0x01010101);
+	mtk_probe_out(0x02020202);
+	mtk_probe_out(0x04040404);
+	mtk_probe_out(0x08080808);
+	mtk_probe_out(0x10101010);
+	mtk_probe_out(0x20202020);
+	mtk_probe_out(0x40404040);
+	mtk_probe_out(0x80808080);
+	mtk_probe_out(0x55555555);
+	mtk_probe_out(0xaaaaaaaa);
+}
+
+
+
+///////////////////////////////////////////////////////////////////////////////
+
+#define RET_SUCCESS 0
+#define RET_FAIL 1
+
+static int dbg_u3w(int argc, char**argv)
+{
+	int u4TimingValue;
+	char u1TimingValue;
+	int u4TimingAddress;
+
+	if (argc<3)
+    {
+        printk(KERN_ERR "Arg: address value\n");
+        return RET_FAIL;
+    }
+	u3phy_init();
+	
+	u4TimingAddress = (int)simple_strtol(argv[1], &argv[1], 16);
+	u4TimingValue = (int)simple_strtol(argv[2], &argv[2], 16);
+	u1TimingValue = u4TimingValue & 0xff;
+	/* access MMIO directly */
+	writel(u1TimingValue, u4TimingAddress);
+	printk(KERN_ERR "Write done\n");
+	return RET_SUCCESS;
+	
+}
+
+static int dbg_u3r(int argc, char**argv)
+{
+	char u1ReadTimingValue;
+	int u4TimingAddress;
+	if (argc<2)
+    {
+        printk(KERN_ERR "Arg: address\n");
+        return 0;
+    }
+	u3phy_init();
+	mdelay(500);
+	u4TimingAddress = (int)simple_strtol(argv[1], &argv[1], 16);
+	/* access MMIO directly */
+	u1ReadTimingValue = readl(u4TimingAddress);
+	printk(KERN_ERR "Value = 0x%x\n", u1ReadTimingValue);
+	return 0;
+}
+
+static int dbg_u3init(int argc, char**argv)
+{
+	int ret;
+	ret = u3phy_init();
+	printk(KERN_ERR "phy registers and operations initial done\n");
+	if(u3phy_ops->u2_slew_rate_calibration){
+		u3phy_ops->u2_slew_rate_calibration(u3phy);
+	}
+	else{
+		printk(KERN_ERR "WARN: PHY doesn't implement u2 slew rate calibration function\n");
+	}
+	if(u3phy_ops->init(u3phy) == PHY_TRUE)
+		return RET_SUCCESS;
+	return RET_FAIL;
+}
+
+void dbg_setU1U2(int argc, char**argv){
+	struct xhci_hcd *xhci;
+	int u1_value;
+	int u2_value;
+	u32 port_id, temp;
+	u32 __iomem *addr;
+	
+	if (argc<3)
+    {
+        printk(KERN_ERR "Arg: u1value u2value\n");
+        return RET_FAIL;
+    }
+
+	u1_value = (int)simple_strtol(argv[1], &argv[1], 10);
+	u2_value = (int)simple_strtol(argv[2], &argv[2], 10);
+	addr = (SSUSB_U3_XHCI_BASE + 0x424);
+	temp = readl(addr);
+	temp = temp & (~(0x0000ffff));
+	temp = temp | u1_value | (u2_value<<8);
+	writel(temp, addr);
+}
+///////////////////////////////////////////////////////////////////////////////
+
+int call_function(char *buf)
+{
+	int i;
+	int argc;
+	char *argv[80];
+
+	argc = 0;
+	do
+	{
+		argv[argc] = strsep(&buf, " ");
+		printk(KERN_DEBUG "[%d] %s\r\n", argc, argv[argc]);
+		argc++;
+	} while (buf);
+	if (!strcmp("dbg.r", argv[0]))
+		dbg_prb_out();
+	else if (!strcmp("dbg.u3w", argv[0]))
+		dbg_u3w(argc, argv);
+	else if (!strcmp("dbg.u3r", argv[0]))
+		dbg_u3r(argc, argv);
+	else if (!strcmp("dbg.u3i", argv[0]))
+		dbg_u3init(argc, argv);
+	else if (!strcmp("pw.u1u2", argv[0]))
+		dbg_setU1U2(argc, argv);
+	return 0;
+}
+
+long xhci_mtk_test_unlock_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
+{
+	char w_buf[200];
+	char r_buf[200] = "this is a test";
+	int len = 200;
+
+	switch (cmd) {
+		case IOCTL_READ:
+			copy_to_user((char *) arg, r_buf, len);
+			printk(KERN_DEBUG "IOCTL_READ: %s\r\n", r_buf);
+			break;
+		case IOCTL_WRITE:
+			copy_from_user(w_buf, (char *) arg, len);
+			printk(KERN_DEBUG "IOCTL_WRITE: %s\r\n", w_buf);
+
+			//invoke function
+			return call_function(w_buf);
+			break;
+		default:
+			return -ENOTTY;
+	}
+
+	return len;
+}
+
+int xhci_mtk_test_open(struct inode *inode, struct file *file)
+{
+
+    printk(KERN_DEBUG "xhci_mtk_test open: successful\n");
+    return 0;
+}
+
+int xhci_mtk_test_release(struct inode *inode, struct file *file)
+{
+
+    printk(KERN_DEBUG "xhci_mtk_test release: successful\n");
+    return 0;
+}
+
+ssize_t xhci_mtk_test_read(struct file *file, char *buf, size_t count, loff_t *ptr)
+{
+
+    printk(KERN_DEBUG "xhci_mtk_test read: returning zero bytes\n");
+    return 0;
+}
+
+ssize_t xhci_mtk_test_write(struct file *file, const char *buf, size_t count, loff_t * ppos)
+{
+
+    printk(KERN_DEBUG "xhci_mtk_test write: accepting zero bytes\n");
+    return 0;
+}
+
+
+
+
--- /dev/null
+++ b/drivers/usb/host/xhci-mtk.h
@@ -0,0 +1,120 @@
+#ifndef _XHCI_MTK_H
+#define _XHCI_MTK_H
+
+#include <linux/usb.h>
+#include "xhci.h"
+
+#define SSUSB_U3_XHCI_BASE		0xBE1C0000
+#define SSUSB_U3_MAC_BASE		0xBE1C2400
+#define SSUSB_U3_SYS_BASE		0xBE1C2600
+#define SSUSB_U2_SYS_BASE		0xBE1C3400
+#define SSUB_SIF_SLV_TOP		0xBE1D0000
+#define SIFSLV_IPPC			(SSUB_SIF_SLV_TOP + 0x700)
+
+#define U3_PIPE_LATCH_SEL_ADD 		SSUSB_U3_MAC_BASE + 0x130
+#define U3_PIPE_LATCH_TX		0
+#define U3_PIPE_LATCH_RX		0
+
+#define U3_UX_EXIT_LFPS_TIMING_PAR	0xa0
+#define U3_REF_CK_PAR			0xb0
+#define U3_RX_UX_EXIT_LFPS_REF_OFFSET	8
+#define U3_RX_UX_EXIT_LFPS_REF		3
+#define	U3_REF_CK_VAL			10
+
+#define U3_TIMING_PULSE_CTRL		0xb4
+#define CNT_1US_VALUE			63 //62.5MHz:63, 70MHz:70, 80MHz:80, 100MHz:100, 125MHz:125
+
+#define USB20_TIMING_PARAMETER		0x40
+#define TIME_VALUE_1US			63 //62.5MHz:63, 80MHz:80, 100MHz:100, 125MHz:125
+
+#define LINK_PM_TIMER			0x8
+#define PM_LC_TIMEOUT_VALUE		3
+
+#define XHCI_IMOD			0x624
+#define XHCI_IMOD_MT7621_VALUE		0x10
+
+#define SSUSB_HDMA_CFG			0x950
+#define SSUSB_HDMA_CFG_MT7621_VALUE	0x10E0E0C
+
+#define U3_LTSSM_TIMING_PARAMETER3		0x2514
+#define U3_LTSSM_TIMING_PARAMETER3_VALUE	0x3E8012C
+
+#define U2_PHYD_CR1			0x64
+
+#define SSUSB_IP_SPAR0			0xC8
+
+#define SYNC_HS_EOF			0x938
+#define SYNC_HS_EOF_VALUE		0x201F3
+
+#define HSCH_CFG1			0x960
+#define SCH2_FIFO_DEPTH_OFFSET		16
+
+
+#define SSUSB_IP_PW_CTRL		(SIFSLV_IPPC+0x0)
+#define SSUSB_IP_SW_RST			(1<<0)
+#define SSUSB_IP_PW_CTRL_1		(SIFSLV_IPPC+0x4)
+#define SSUSB_IP_PDN			(1<<0)
+#define SSUSB_U3_CTRL(p)		(SIFSLV_IPPC+0x30+(p*0x08))
+#define SSUSB_U3_PORT_DIS		(1<<0)
+#define SSUSB_U3_PORT_PDN		(1<<1)
+#define SSUSB_U3_PORT_HOST_SEL		(1<<2)
+#define SSUSB_U3_PORT_CKBG_EN		(1<<3)
+#define SSUSB_U3_PORT_MAC_RST		(1<<4)
+#define SSUSB_U3_PORT_PHYD_RST		(1<<5)
+#define SSUSB_U2_CTRL(p)		(SIFSLV_IPPC+(0x50)+(p*0x08))
+#define SSUSB_U2_PORT_DIS		(1<<0)
+#define SSUSB_U2_PORT_PDN		(1<<1)
+#define SSUSB_U2_PORT_HOST_SEL		(1<<2)
+#define SSUSB_U2_PORT_CKBG_EN		(1<<3)
+#define SSUSB_U2_PORT_MAC_RST		(1<<4)
+#define SSUSB_U2_PORT_PHYD_RST		(1<<5)
+#define SSUSB_IP_CAP			(SIFSLV_IPPC+0x024)
+
+#define SSUSB_U3_PORT_NUM(p)		(p & 0xff)
+#define SSUSB_U2_PORT_NUM(p)		((p>>8) & 0xff)
+
+
+#define XHCI_MTK_TEST_MAJOR		234
+#define DEVICE_NAME			"xhci_mtk_test"
+
+#define CLI_MAGIC			'CLI'
+#define IOCTL_READ			_IOR(CLI_MAGIC, 0, int)
+#define IOCTL_WRITE			_IOW(CLI_MAGIC, 1, int)
+
+void reinitIP(void);
+void setInitialReg(void);
+void dbg_prb_out(void);
+int call_function(char *buf);
+
+long xhci_mtk_test_unlock_ioctl(struct file *file, unsigned int cmd, unsigned long arg);
+int xhci_mtk_test_open(struct inode *inode, struct file *file);
+int xhci_mtk_test_release(struct inode *inode, struct file *file);
+ssize_t xhci_mtk_test_read(struct file *file, char *buf, size_t count, loff_t *ptr);
+ssize_t xhci_mtk_test_write(struct file *file, const char *buf, size_t count, loff_t * ppos);
+
+/*
+  mediatek probe out
+*/
+/************************************************************************************/
+
+#define SW_PRB_OUT_ADDR		(SIFSLV_IPPC+0xc0)
+#define PRB_MODULE_SEL_ADDR	(SIFSLV_IPPC+0xbc)
+
+static inline void mtk_probe_init(const u32 byte){
+	__u32 __iomem *ptr = (__u32 __iomem *) PRB_MODULE_SEL_ADDR;
+	writel(byte, ptr);
+}
+
+static inline void mtk_probe_out(const u32 value){
+	__u32 __iomem *ptr = (__u32 __iomem *) SW_PRB_OUT_ADDR;
+	writel(value, ptr);
+}
+
+static inline u32 mtk_probe_value(void){
+	__u32 __iomem *ptr = (__u32 __iomem *) SW_PRB_OUT_ADDR;
+
+	return readl(ptr);
+}
+
+
+#endif
--- a/drivers/usb/host/xhci-plat.c
+++ b/drivers/usb/host/xhci-plat.c
@@ -33,6 +33,13 @@ static void xhci_plat_quirks(struct devi
 	 * dev struct in order to setup MSI
 	 */
 	xhci->quirks |= XHCI_PLAT;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	/* MTK host controller gives a spurious successful event after a 
+	 * short transfer. Ignore it.
+	 */
+	xhci->quirks |= XHCI_SPURIOUS_SUCCESS;
+	xhci->quirks |= XHCI_LPM_SUPPORT;
+#endif
 }
 
 /* called during probe() after chip reset completes */
@@ -79,7 +86,11 @@ static int xhci_plat_probe(struct platfo
 
 	driver = &xhci_plat_hc_driver;
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	irq = XHC_IRQ;
+#else
 	irq = platform_get_irq(pdev, 0);
+#endif
 	if (irq < 0)
 		return -ENODEV;
 
--- a/drivers/usb/host/xhci-ring.c
+++ b/drivers/usb/host/xhci-ring.c
@@ -254,16 +254,20 @@ static void inc_enq(struct xhci_hcd *xhc
 static inline int room_on_ring(struct xhci_hcd *xhci, struct xhci_ring *ring,
 		unsigned int num_trbs)
 {
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 	int num_trbs_in_deq_seg;
+#endif
 
 	if (ring->num_trbs_free < num_trbs)
 		return 0;
 
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 	if (ring->type != TYPE_COMMAND && ring->type != TYPE_EVENT) {
 		num_trbs_in_deq_seg = ring->dequeue - ring->deq_seg->trbs;
 		if (ring->num_trbs_free < num_trbs + num_trbs_in_deq_seg)
 			return 0;
 	}
+#endif
 
 	return 1;
 }
@@ -2805,6 +2809,7 @@ static int prepare_ring(struct xhci_hcd
 		next = ring->enqueue;
 
 		while (last_trb(xhci, ring, ring->enq_seg, next)) {
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 			/* If we're not dealing with 0.95 hardware or isoc rings
 			 * on AMD 0.96 host, clear the chain bit.
 			 */
@@ -2814,6 +2819,9 @@ static int prepare_ring(struct xhci_hcd
 				next->link.control &= cpu_to_le32(~TRB_CHAIN);
 			else
 				next->link.control |= cpu_to_le32(TRB_CHAIN);
+#else
+			next->link.control &= cpu_to_le32(~TRB_CHAIN);
+#endif
 
 			wmb();
 			next->link.control ^= cpu_to_le32(TRB_CYCLE);
@@ -2944,6 +2952,9 @@ static void giveback_first_trb(struct xh
 		start_trb->field[3] |= cpu_to_le32(start_cycle);
 	else
 		start_trb->field[3] &= cpu_to_le32(~TRB_CYCLE);
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	wmb();
+#endif
 	xhci_ring_ep_doorbell(xhci, slot_id, ep_index, stream_id);
 }
 
@@ -2999,6 +3010,29 @@ static u32 xhci_td_remainder(unsigned in
 		return (remainder >> 10) << 17;
 }
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+static u32 mtk_xhci_td_remainder(unsigned int td_transfer_size, unsigned int td_running_total, unsigned int maxp, unsigned trb_buffer_length)
+{
+	u32 max = 31;
+	int remainder, td_packet_count, packet_transferred;
+	
+	//0 for the last TRB
+	//FIXME: need to workaround if there is ZLP in this TD
+	if (td_running_total + trb_buffer_length == td_transfer_size)
+		return 0;
+	
+	//FIXME: need to take care of high-bandwidth (MAX_ESIT)
+	packet_transferred = (td_running_total /*+ trb_buffer_length*/) / maxp;
+	td_packet_count = DIV_ROUND_UP(td_transfer_size, maxp);
+	remainder = td_packet_count - packet_transferred;
+		
+	if (remainder > max)
+		return max << 17;
+	else
+		return remainder << 17;
+}
+#endif
+
 /*
  * For xHCI 1.0 host controllers, TD size is the number of max packet sized
  * packets remaining in the TD (*not* including this TRB).
@@ -3136,6 +3170,7 @@ static int queue_bulk_sg_tx(struct xhci_
 		}
 
 		/* Set the TRB length, TD size, and interrupter fields. */
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 		if (xhci->hci_version < 0x100) {
 			remainder = xhci_td_remainder(
 					urb->transfer_buffer_length -
@@ -3145,6 +3180,12 @@ static int queue_bulk_sg_tx(struct xhci_
 					trb_buff_len, total_packet_count, urb,
 					num_trbs - 1);
 		}
+#else
+		if (num_trbs > 1)
+			remainder = mtk_xhci_td_remainder(urb->transfer_buffer_length, 
+				running_total, urb->ep->desc.wMaxPacketSize, trb_buff_len);
+#endif
+
 		length_field = TRB_LEN(trb_buff_len) |
 			remainder |
 			TRB_INTR_TARGET(0);
@@ -3207,6 +3248,9 @@ int xhci_queue_bulk_tx(struct xhci_hcd *
 	int running_total, trb_buff_len, ret;
 	unsigned int total_packet_count;
 	u64 addr;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	int max_packet;
+#endif
 
 	if (urb->num_sgs)
 		return queue_bulk_sg_tx(xhci, mem_flags, urb, slot_id, ep_index);
@@ -3232,6 +3276,25 @@ int xhci_queue_bulk_tx(struct xhci_hcd *
 		running_total += TRB_MAX_BUFF_SIZE;
 	}
 	/* FIXME: this doesn't deal with URB_ZERO_PACKET - need one more */
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	switch(urb->dev->speed){
+		case USB_SPEED_SUPER:
+			max_packet = urb->ep->desc.wMaxPacketSize;
+			break;
+		case USB_SPEED_HIGH:
+		case USB_SPEED_FULL:
+		case USB_SPEED_LOW:
+		case USB_SPEED_WIRELESS:
+		case USB_SPEED_UNKNOWN:
+		default:
+			max_packet = urb->ep->desc.wMaxPacketSize & 0x7ff;
+			break;
+	}
+	if((urb->transfer_flags & URB_ZERO_PACKET) 
+		&& ((urb->transfer_buffer_length % max_packet) == 0)){
+		num_trbs++;
+	}
+#endif
 
 	ret = prepare_transfer(xhci, xhci->devs[slot_id],
 			ep_index, urb->stream_id,
@@ -3291,6 +3354,7 @@ int xhci_queue_bulk_tx(struct xhci_hcd *
 			field |= TRB_ISP;
 
 		/* Set the TRB length, TD size, and interrupter fields. */
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 		if (xhci->hci_version < 0x100) {
 			remainder = xhci_td_remainder(
 					urb->transfer_buffer_length -
@@ -3300,6 +3364,10 @@ int xhci_queue_bulk_tx(struct xhci_hcd *
 					trb_buff_len, total_packet_count, urb,
 					num_trbs - 1);
 		}
+#else
+		remainder = mtk_xhci_td_remainder(urb->transfer_buffer_length, running_total, max_packet, trb_buff_len);
+#endif
+
 		length_field = TRB_LEN(trb_buff_len) |
 			remainder |
 			TRB_INTR_TARGET(0);
@@ -3389,7 +3457,11 @@ int xhci_queue_ctrl_tx(struct xhci_hcd *
 		field |= 0x1;
 
 	/* xHCI 1.0 6.4.1.2.1: Transfer Type field */
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	if (1) {
+#else
 	if (xhci->hci_version == 0x100) {
+#endif
 		if (urb->transfer_buffer_length > 0) {
 			if (setup->bRequestType & USB_DIR_IN)
 				field |= TRB_TX_TYPE(TRB_DATA_IN);
@@ -3413,7 +3485,12 @@ int xhci_queue_ctrl_tx(struct xhci_hcd *
 		field = TRB_TYPE(TRB_DATA);
 
 	length_field = TRB_LEN(urb->transfer_buffer_length) |
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 		xhci_td_remainder(urb->transfer_buffer_length) |
+#else
+		//CC: MTK style, no scatter-gather for control transfer
+		0 |
+#endif
 		TRB_INTR_TARGET(0);
 	if (urb->transfer_buffer_length > 0) {
 		if (setup->bRequestType & USB_DIR_IN)
@@ -3536,6 +3613,9 @@ static int xhci_queue_isoc_tx(struct xhc
 	u64 start_addr, addr;
 	int i, j;
 	bool more_trbs_coming;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	int max_packet;
+#endif
 
 	ep_ring = xhci->devs[slot_id]->eps[ep_index].ring;
 
@@ -3549,6 +3629,21 @@ static int xhci_queue_isoc_tx(struct xhc
 	start_trb = &ep_ring->enqueue->generic;
 	start_cycle = ep_ring->cycle_state;
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	switch(urb->dev->speed){
+		case USB_SPEED_SUPER:
+			max_packet = urb->ep->desc.wMaxPacketSize;
+			break;
+		case USB_SPEED_HIGH:
+		case USB_SPEED_FULL:
+		case USB_SPEED_LOW:
+		case USB_SPEED_WIRELESS:
+		case USB_SPEED_UNKNOWN:
+			max_packet = urb->ep->desc.wMaxPacketSize & 0x7ff;
+			break;
+	}
+#endif
+
 	urb_priv = urb->hcpriv;
 	/* Queue the first TRB, even if it's zero-length */
 	for (i = 0; i < num_tds; i++) {
@@ -3620,9 +3715,13 @@ static int xhci_queue_isoc_tx(struct xhc
 			} else {
 				td->last_trb = ep_ring->enqueue;
 				field |= TRB_IOC;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+				if (!(xhci->quirks & XHCI_AVOID_BEI)) {
+#else
 				if (xhci->hci_version == 0x100 &&
 						!(xhci->quirks &
 							XHCI_AVOID_BEI)) {
+#endif
 					/* Set BEI bit except for the last td */
 					if (i < num_tds - 1)
 						field |= TRB_BEI;
@@ -3637,6 +3736,7 @@ static int xhci_queue_isoc_tx(struct xhc
 				trb_buff_len = td_remain_len;
 
 			/* Set the TRB length, TD size, & interrupter fields. */
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 			if (xhci->hci_version < 0x100) {
 				remainder = xhci_td_remainder(
 						td_len - running_total);
@@ -3646,6 +3746,10 @@ static int xhci_queue_isoc_tx(struct xhc
 						total_packet_count, urb,
 						(trbs_per_td - j - 1));
 			}
+#else
+			remainder = mtk_xhci_td_remainder(urb->transfer_buffer_length, running_total, max_packet, trb_buff_len);
+#endif
+
 			length_field = TRB_LEN(trb_buff_len) |
 				remainder |
 				TRB_INTR_TARGET(0);
--- a/drivers/usb/host/xhci.c
+++ b/drivers/usb/host/xhci.c
@@ -32,6 +32,16 @@
 #include "xhci.h"
 #include "xhci-trace.h"
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#include <asm/uaccess.h>
+#include <linux/dma-mapping.h>
+#include <linux/platform_device.h>
+#include "mtk-phy.h"
+#include "xhci-mtk-scheduler.h"
+#include "xhci-mtk-power.h"
+#include "xhci-mtk.h"
+#endif
+
 #define DRIVER_AUTHOR "Sarah Sharp"
 #define DRIVER_DESC "'eXtensible' Host Controller (xHC) Driver"
 
@@ -46,6 +56,18 @@ static unsigned int quirks;
 module_param(quirks, uint, S_IRUGO);
 MODULE_PARM_DESC(quirks, "Bit flags for quirks to be enabled as default");
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+long xhci_mtk_test_unlock_ioctl(struct file *file, unsigned int cmd, unsigned long arg);
+static struct file_operations xhci_mtk_test_fops = {
+    .owner =		THIS_MODULE,
+    .read =		xhci_mtk_test_read,
+    .write =		xhci_mtk_test_write,
+    .unlocked_ioctl =	xhci_mtk_test_unlock_ioctl,
+    .open =		xhci_mtk_test_open,
+    .release =		xhci_mtk_test_release,
+};
+#endif
+
 /* TODO: copied from ehci-hcd.c - can this be refactored? */
 /*
  * xhci_handshake - spin reading hc until handshake completes or fails
@@ -198,7 +220,7 @@ int xhci_reset(struct xhci_hcd *xhci)
 	return ret;
 }
 
-#ifdef CONFIG_PCI
+#if defined (CONFIG_PCI) && !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 static int xhci_free_msi(struct xhci_hcd *xhci)
 {
 	int i;
@@ -448,6 +470,11 @@ static void compliance_mode_recovery(uns
 					"Attempting compliance mode recovery");
 			hcd = xhci->shared_hcd;
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+			temp |= (1 << 31);
+			writel(temp, xhci->usb3_ports[i]);
+#endif
+
 			if (hcd->state == HC_STATE_SUSPENDED)
 				usb_hcd_resume_root_hub(hcd);
 
@@ -497,6 +524,9 @@ static bool xhci_compliance_mode_recover
 {
 	const char *dmi_product_name, *dmi_sys_vendor;
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	return true;
+#endif
 	dmi_product_name = dmi_get_system_info(DMI_PRODUCT_NAME);
 	dmi_sys_vendor = dmi_get_system_info(DMI_SYS_VENDOR);
 	if (!dmi_product_name || !dmi_sys_vendor)
@@ -542,6 +572,10 @@ int xhci_init(struct usb_hcd *hcd)
 		xhci_dbg_trace(xhci, trace_xhci_dbg_init,
 				"xHCI doesn't need link TRB QUIRK");
 	}
+
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	mtk_xhci_scheduler_init();
+#endif
 	retval = xhci_mem_init(xhci, GFP_KERNEL);
 	xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Finished xhci_init");
 
@@ -626,7 +660,11 @@ int xhci_run(struct usb_hcd *hcd)
 			"// Set the interrupt modulation register");
 	temp = readl(&xhci->ir_set->irq_control);
 	temp &= ~ER_IRQ_INTERVAL_MASK;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	temp |= (u32) 16;
+#else
 	temp |= (u32) 160;
+#endif
 	writel(temp, &xhci->ir_set->irq_control);
 
 	/* Set the HCD state before we enable the irqs */
@@ -651,6 +689,9 @@ int xhci_run(struct usb_hcd *hcd)
 		xhci_queue_vendor_command(xhci, command, 0, 0, 0,
 				TRB_TYPE(TRB_NEC_GET_FW));
 	}
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	enableXhciAllPortPower(xhci);
+#endif
 	xhci_dbg_trace(xhci, trace_xhci_dbg_init,
 			"Finished xhci_run for USB2 roothub");
 	return 0;
@@ -1642,6 +1683,14 @@ int xhci_drop_endpoint(struct usb_hcd *h
 	u32 drop_flag;
 	u32 new_add_flags, new_drop_flags;
 	int ret;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#if MTK_SCH_NEW
+	struct xhci_slot_ctx *slot_ctx;
+	struct sch_ep *sch_ep = NULL;
+	int isTT;
+	int ep_type;
+#endif
+#endif
 
 	ret = xhci_check_args(hcd, udev, ep, 1, true, __func__);
 	if (ret <= 0)
@@ -1689,6 +1738,40 @@ int xhci_drop_endpoint(struct usb_hcd *h
 
 	xhci_endpoint_zero(xhci, xhci->devs[udev->slot_id], ep);
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#if MTK_SCH_NEW
+	slot_ctx = xhci_get_slot_ctx(xhci, xhci->devs[udev->slot_id]->out_ctx);
+	if ((slot_ctx->tt_info & 0xff) > 0) {
+		isTT = 1;
+	}
+	else {
+		isTT = 0;
+	}
+	if (usb_endpoint_xfer_int(&ep->desc)) {
+		ep_type = USB_EP_INT;
+	}
+	else if (usb_endpoint_xfer_isoc(&ep->desc)) {
+		ep_type = USB_EP_ISOC;
+	}
+	else if (usb_endpoint_xfer_bulk(&ep->desc)) {
+		ep_type = USB_EP_BULK;
+	}
+	else
+		ep_type = USB_EP_CONTROL;
+
+	sch_ep = mtk_xhci_scheduler_remove_ep(udev->speed, usb_endpoint_dir_in(&ep->desc)
+		, isTT, ep_type, (mtk_u32 *)ep);
+	if (sch_ep != NULL) {
+		kfree(sch_ep);
+	}
+	else {
+		xhci_dbg(xhci, "[MTK]Doesn't find ep_sch instance when removing endpoint\n");
+	}
+#else
+	mtk_xhci_scheduler_remove_ep(xhci, udev, ep);
+#endif
+#endif
+
 	xhci_dbg(xhci, "drop ep 0x%x, slot id %d, new drop flags = %#x, new add flags = %#x\n",
 			(unsigned int) ep->desc.bEndpointAddress,
 			udev->slot_id,
@@ -1721,6 +1804,19 @@ int xhci_add_endpoint(struct usb_hcd *hc
 	u32 new_add_flags, new_drop_flags;
 	struct xhci_virt_device *virt_dev;
 	int ret = 0;
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	struct xhci_ep_ctx *in_ep_ctx;
+#if MTK_SCH_NEW
+	struct xhci_slot_ctx *slot_ctx;
+	struct sch_ep *sch_ep;
+	int isTT;
+	int ep_type;
+	int maxp = 0;
+	int burst = 0;
+	int mult = 0;
+	int interval;
+#endif
+#endif
 
 	ret = xhci_check_args(hcd, udev, ep, 1, true, __func__);
 	if (ret <= 0) {
@@ -1787,6 +1883,56 @@ int xhci_add_endpoint(struct usb_hcd *hc
 		return -ENOMEM;
 	}
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	in_ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, ep_index);
+#if MTK_SCH_NEW
+	slot_ctx = xhci_get_slot_ctx(xhci, virt_dev->out_ctx);
+	if ((slot_ctx->tt_info & 0xff) > 0) {
+		isTT = 1;
+	}
+	else {
+		isTT = 0;
+	}
+	if (usb_endpoint_xfer_int(&ep->desc)) {
+		ep_type = USB_EP_INT;
+	}
+	else if (usb_endpoint_xfer_isoc(&ep->desc)) {
+		ep_type = USB_EP_ISOC;
+	}
+	else if (usb_endpoint_xfer_bulk(&ep->desc)) {
+		ep_type = USB_EP_BULK;
+	}
+	else
+		ep_type = USB_EP_CONTROL;
+
+	if (udev->speed == USB_SPEED_FULL || udev->speed == USB_SPEED_HIGH 
+		|| udev->speed == USB_SPEED_LOW) {
+		maxp = ep->desc.wMaxPacketSize & 0x7FF;
+		burst = ep->desc.wMaxPacketSize >> 11;
+		mult = 0;
+	}
+	else if (udev->speed == USB_SPEED_SUPER) {
+		maxp = ep->desc.wMaxPacketSize & 0x7FF;
+		burst = ep->ss_ep_comp.bMaxBurst;
+		mult = ep->ss_ep_comp.bmAttributes & 0x3;
+	}
+	interval = (1 << ((in_ep_ctx->ep_info >> 16) & 0xff));
+	sch_ep = kmalloc(sizeof(struct sch_ep), GFP_KERNEL);
+	if (mtk_xhci_scheduler_add_ep(udev->speed, usb_endpoint_dir_in(&ep->desc),
+		isTT, ep_type, maxp, interval, burst, mult, (mtk_u32 *)ep
+		, (mtk_u32 *)in_ep_ctx, sch_ep) != SCH_SUCCESS) {
+		xhci_err(xhci, "[MTK] not enough bandwidth\n");
+
+		return -ENOSPC;
+	}
+#else
+	if (mtk_xhci_scheduler_add_ep(xhci, udev, ep, in_ep_ctx) != SCH_SUCCESS) {
+		xhci_err(xhci, "[MTK] not enough bandwidth\n");
+
+		return -ENOSPC;
+	}
+#endif
+#endif
 	ctrl_ctx->add_flags |= cpu_to_le32(added_ctxs);
 	new_add_flags = le32_to_cpu(ctrl_ctx->add_flags);
 
@@ -4451,8 +4597,14 @@ static u16 xhci_call_host_update_timeout
 		u16 *timeout)
 {
 	if (state == USB3_LPM_U1)
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+		if (xhci->quirks & XHCI_INTEL_HOST)
+#endif
 		return xhci_calculate_u1_timeout(xhci, udev, desc);
 	else if (state == USB3_LPM_U2)
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+		if (xhci->quirks & XHCI_INTEL_HOST)
+#endif
 		return xhci_calculate_u2_timeout(xhci, udev, desc);
 
 	return USB3_LPM_DISABLED;
@@ -4837,7 +4989,9 @@ int xhci_gen_setup(struct usb_hcd *hcd,
 	hcd->self.no_sg_constraint = 1;
 
 	/* XHCI controllers don't stop the ep queue on short packets :| */
+#if !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
 	hcd->self.no_stop_on_short = 1;
+#endif
 
 	if (usb_hcd_is_primary_hcd(hcd)) {
 		xhci = kzalloc(sizeof(struct xhci_hcd), GFP_KERNEL);
@@ -4900,6 +5054,10 @@ int xhci_gen_setup(struct usb_hcd *hcd,
 		goto error;
 	xhci_dbg(xhci, "Reset complete\n");
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	setInitialReg();
+#endif
+
 	/* Set dma_mask and coherent_dma_mask to 64-bits,
 	 * if xHC supports 64-bit addressing */
 	if (HCC_64BIT_ADDR(xhci->hcc_params) &&
@@ -4994,8 +5152,57 @@ MODULE_DESCRIPTION(DRIVER_DESC);
 MODULE_AUTHOR(DRIVER_AUTHOR);
 MODULE_LICENSE("GPL");
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+static struct resource xhci_resouce[] = {
+    {
+        .name = "xhci-hcd",
+        .start = XHC_IO_START,
+        .end = XHC_IO_START + XHC_IO_LENGTH -1,
+        .flags = IORESOURCE_MEM,
+    }
+};
+
+static struct platform_device xhci_platform_dev = {
+	.name = "xhci-hcd",
+	.id   = -1,
+	.dev  = { 
+		.coherent_dma_mask = 0xffffffff,
+        },
+    .resource = xhci_resouce,
+};
+#endif
+
 static int __init xhci_hcd_init(void)
 {
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+	struct platform_device *pPlatformDev;
+
+	register_chrdev(XHCI_MTK_TEST_MAJOR, DEVICE_NAME, &xhci_mtk_test_fops);
+
+	u3phy_init();
+	if (u3phy_ops->u2_slew_rate_calibration) {
+                u3phy_ops->u2_slew_rate_calibration(u3phy);
+                u3phy_ops->u2_slew_rate_calibration(u3phy_p1);
+        }
+        else{
+                printk(KERN_ERR "WARN: PHY doesn't implement u2 slew rate calibration function\n");
+        }
+        u3phy_ops->init(u3phy);
+	reinitIP();
+
+	pPlatformDev = &xhci_platform_dev;
+	memset(pPlatformDev, 0, sizeof(struct platform_device));
+	pPlatformDev->name = "xhci-hcd";
+	pPlatformDev->id = -1;
+	pPlatformDev->dev.coherent_dma_mask = 0xffffffff;
+	pPlatformDev->dev.dma_mask = &pPlatformDev->dev.coherent_dma_mask;
+    pPlatformDev->resource = xhci_resouce; 
+    pPlatformDev->num_resources = ARRAY_SIZE(xhci_resouce);
+
+	platform_device_register(&xhci_platform_dev);
+
+#endif
+
 	/*
 	 * Check the compiler generated sizes of structures that must be laid
 	 * out in specific ways for hardware access.
--- a/drivers/usb/host/xhci.h
+++ b/drivers/usb/host/xhci.h
@@ -33,6 +33,21 @@
 #include	"xhci-ext-caps.h"
 #include "pci-quirks.h"
 
+#if defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+#define XHC_IRQ (22 + 8)
+#define XHC_IO_START 0x1E1C0000
+#define XHC_IO_LENGTH 0x10000
+/* mtk scheduler bitmasks */
+#define BPKTS(p)	((p) & 0x3f)
+#define BCSCOUNT(p)	(((p) & 0x7) << 8)
+#define BBM(p)		((p) << 11)
+#define BOFFSET(p)	((p) & 0x3fff)
+#define BREPEAT(p)	(((p) & 0x7fff) << 16)
+#endif
+
+
+
+
 /* xHCI PCI Configuration Registers */
 #define XHCI_SBRN_OFFSET	(0x60)
 
@@ -1587,8 +1602,12 @@ struct xhci_hcd {
 	/* Compliance Mode Recovery Data */
 	struct timer_list	comp_mode_recovery_timer;
 	u32			port_status_u0;
+#ifdef CONFIG_USB_MT7621_XHCI_PLATFORM
+#define COMP_MODE_RCVRY_MSECS 5000
+#else
 /* Compliance Mode Timer Triggered every 2 seconds */
 #define COMP_MODE_RCVRY_MSECS 2000
+#endif
 };
 
 /* convert between an HCD pointer and the corresponding EHCI_HCD */
@@ -1736,6 +1755,26 @@ void xhci_urb_free_priv(struct xhci_hcd
 void xhci_free_command(struct xhci_hcd *xhci,
 		struct xhci_command *command);
 
+#if defined (CONFIG_PCI) && !defined (CONFIG_USB_MT7621_XHCI_PLATFORM)
+/* xHCI PCI glue */
+int xhci_register_pci(void);
+void xhci_unregister_pci(void);
+#else
+static inline int xhci_register_pci(void) { return 0; }
+static inline void xhci_unregister_pci(void) {}
+#endif
+
+#if defined(CONFIG_USB_XHCI_PLATFORM) \
+	|| defined(CONFIG_USB_XHCI_PLATFORM_MODULE)
+int xhci_register_plat(void);
+void xhci_unregister_plat(void);
+#else
+static inline int xhci_register_plat(void)
+{ return 0; }
+static inline void xhci_unregister_plat(void)
+{  }
+#endif
+
 /* xHCI host controller glue */
 typedef void (*xhci_get_quirks_t)(struct device *, struct xhci_hcd *);
 int xhci_handshake(struct xhci_hcd *xhci, void __iomem *ptr,