aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/mt7628an_tplink_archer-c20-v4.dts
blob: faba69cca4376c386a747703252bc237f30f3d01 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
/dts-v1/;

#include "mt7628an_tplink_8m.dtsi"

/ {
	compatible = "tplink,archer-c20-v4", "mediatek,mt7628an-soc";
	model = "TP-Link Archer C20 v4";

	aliases {
		led-boot = &led_power;
		led-failsafe = &led_power;
		led-running = &led_power;
		led-upgrade = &led_power;
	};

	leds {
		compatible = "gpio-leds";

		lan {
			label = "archer-c20-v4:green:lan";
			gpios = <&gpio 42 GPIO_ACTIVE_LOW>;
		};

		led_power: power {
			label = "archer-c20-v4:green:power";
			gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
		};

		wan {
			label = "archer-c20-v4:green:wan";
			gpios = <&gpio 43 GPIO_ACTIVE_LOW>;
		};

		wan_orange {
			label = "archer-c20-v4:orange:wan";
			gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
		};

		wlan5g {
			label = "archer-c20-v4:green:wlan5g";
			gpios = <&gpio 40 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy1tpt";
		};

		wlan2g {
			label = "archer-c20-v4:green:wlan2g";
			gpios = <&gpio 39 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy0tpt";
		};

		wps {
			label = "archer-c20-v4:green:wps";
			gpios = <&gpio 41 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio 38 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		rfkill {
			label = "rfkill";
			gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RFKILL>;
		};
	};
};

&wmac {
	mtd-mac-address-increment = <(-2)>;
};

&esw {
	mediatek,portmap = <0x3e>;
};

&state_default {
	gpio {
		groups = "i2s", "gpio", "refclk", "p0led_an", "p1led_an", "p2led_an", "p3led_an", "p4led_an", "wdt";
		function = "gpio";
	};
};

&pcie {
	status = "okay";
};

&pcie0 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x28000>;
		ieee80211-freq-limit = <5000000 6000000>;
		mtd-mac-address = <&factory 0xf100>;
		mtd-mac-address-increment = <(-1)>;
	};
};