1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
|
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/dts-v1/;
#include "mt7628an.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ {
compatible = "totolink,lr1200", "mediatek,mt7628dan";
model = "TOTOLINK LR1200";
aliases {
led-boot = &led_sys;
led-failsafe = &led_sys;
led-running = &led_sys;
led-upgrade = &led_sys;
};
leds {
compatible = "gpio-leds";
led_sys: sys {
label = "lr1200:blue:sys";
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
};
sms {
label = "lr1200:blue:sms";
gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
};
wifi {
label = "lr1200:blue:wifi";
gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
linux,default-trigger = "phy0tpt";
};
3g {
label = "lr1200:blue:3g";
gpios = <&gpio0 4 GPIO_ACTIVE_LOW>;
};
4g {
label = "lr1200:blue:4g";
gpios = <&gpio0 5 GPIO_ACTIVE_LOW>;
};
rssi1 {
label = "lr1200:blue:rssi1";
gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
};
rssi2 {
label = "lr1200:blue:rssi2";
gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
};
rssi3 {
label = "lr1200:blue:rssi3";
gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
};
rssi4 {
label = "lr1200:blue:rssi4";
gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
};
};
keys {
compatible = "gpio-keys";
reset {
label = "reset";
gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
linux,code = <KEY_RESTART>;
};
};
};
&gpio1 {
gpio_modem_reset {
gpio-hog;
gpios = <13 GPIO_ACTIVE_HIGH>;
output-high;
line-name = "modem-reset";
};
};
&pinctrl {
state_default: pinctrl0 {
gpio {
ralink,group = "gpio", "i2c", "i2s", "refclk", "uart1", "wdt", "wled_an";
ralink,function = "gpio";
};
};
};
&pcie {
status = "okay";
};
&pcie0 {
mt76@0,0 {
reg = <0x0000 0 0 0 0>;
mediatek,mtd-eeprom = <&factory 0x8000>;
ieee80211-freq-limit = <5000000 6000000>;
};
};
&wmac {
status = "okay";
ralink,mtd-eeprom = <&factory 0x4>;
};
ðernet {
mtd-mac-address = <&factory 0x28>;
};
&spi0 {
status = "okay";
m25p80@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <40000000>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x0 0x30000>;
read-only;
};
partition@30000 {
label = "u-boot-env";
reg = <0x30000 0x10000>;
read-only;
};
factory: partition@40000 {
label = "factory";
reg = <0x40000 0x10000>;
read-only;
};
partition@50000 {
compatible = "denx,uimage";
label = "firmware";
reg = <0x50000 0x7b0000>;
};
};
};
};
|
