aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/mt7620n_dlink_dwr-116-a1.dts
blob: 1c45c8e8cc07f96a9d700cb4df8ae8d7668703c0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
/dts-v1/;

#include "mt7620n.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "dlink,dwr-116-a1", "ralink,mt7620n-soc";
	model = "D-Link DWR-116 A1/A2";

	aliases {
		led-boot = &led_status;
		led-failsafe = &led_status;
		led-running = &led_status;
		led-upgrade = &led_status;
	};

	keys {
		compatible = "gpio-keys";

		wps {
			label = "wps";
			gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};

		reset {
			label = "reset";
			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_status: status {
			label = "dwr-116-a1:green:status";
			gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
		};

		wifi {
			label = "dwr-116-a1:green:wifi";
			gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
		};
	};
};

&gpio1 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "jboot";
				reg = <0x0 0x10000>;
				read-only;
			};

			partition@10000 {
				compatible = "amit,jimage";
				label = "firmware";
				reg = <0x10000 0x7e0000>;
			};

			config: partition@7f0000 {
				label = "config";
				reg = <0x7f0000 0x10000>;
				read-only;
			};
		};
	};
};

&ehci {
	status = "okay";
};

&ohci {
	status = "okay";
};

&state_default {
	default {
		groups = "i2c", "wled";
		function = "gpio";
	};
};

&ethernet {
	mediatek,portmap = "llllw";
	pinctrl-names = "default";
	pinctrl-0 = <&ephy_pins>;
};