1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
|
From 0222de711db11507773604084e20ad6d6960d30b Mon Sep 17 00:00:00 2001
From: wavelet2 <a3d35232@btinternet.com>
Date: Mon, 26 Mar 2018 21:05:10 +0100
Subject: [PATCH 264/454] Add overlay for JEDEC SPI NOR flash
---
arch/arm/boot/dts/overlays/Makefile | 1 +
arch/arm/boot/dts/overlays/README | 9 +
.../dts/overlays/jedec-spi-nor-overlay.dts | 309 ++++++++++++++++++
3 files changed, 319 insertions(+)
create mode 100644 arch/arm/boot/dts/overlays/jedec-spi-nor-overlay.dts
--- a/arch/arm/boot/dts/overlays/Makefile
+++ b/arch/arm/boot/dts/overlays/Makefile
@@ -55,6 +55,7 @@ dtbo-$(CONFIG_ARCH_BCM2835) += \
iqaudio-dac.dtbo \
iqaudio-dacplus.dtbo \
iqaudio-digi-wm8804-audio.dtbo \
+ jedec-spi-nor.dtbo \
justboom-dac.dtbo \
justboom-digi.dtbo \
lirc-rpi.dtbo \
--- a/arch/arm/boot/dts/overlays/README
+++ b/arch/arm/boot/dts/overlays/README
@@ -939,6 +939,15 @@ Params: card_name Override
dai stream name.
+Name: jedec-spi-nor
+Info: Adds support for JEDEC-compliant SPI NOR flash devices. (Note: The
+ "jedec,spi-nor" kernel driver was formerly known as "m25p80".)
+Load: dtoverlay=jedec-spi-nor,<param>=<val>
+Params: flash-spi<n>-<m> Enables flash device on SPI<n>, CS#<m>.
+ flash-fastr-spi<n>-<m> Enables flash device with fast read capability
+ on SPI<n>, CS#<m>.
+
+
Name: justboom-dac
Info: Configures the JustBoom DAC HAT, Amp HAT, DAC Zero and Amp Zero audio
cards
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/jedec-spi-nor-overlay.dts
@@ -0,0 +1,309 @@
+// Overlay for JEDEC SPI-NOR Flash Devices (aka m25p80)
+
+// dtparams:
+// flash-spi<n>-<m> - Enables flash device on SPI<n>, CS#<m>.
+// flash-fastr-spi<n>-<m> - Enables flash device with fast read capability on SPI<n>, CS#<m>.
+//
+// If devices are present on SPI1 or SPI2, those interfaces must be enabled with one of the spi1-1/2/3cs and/or spi2-1/2/3cs overlays.
+//
+// Example: A single flash device with fast read capability on SPI0, CS#0:
+// dtoverlay=jedec-spi-nor:flash-fastr-spi0-0
+
+/dts-v1/;
+/plugin/;
+
+/ {
+ compatible = "brcm,bcm2835", "brcm,bcm2708", "brcm,bcm2709";
+
+ // disable spi-dev on spi0.0
+ fragment@0 {
+ target = <&spidev0>;
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi0.1
+ fragment@1 {
+ target = <&spidev1>;
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi1.0
+ fragment@2 {
+ target-path = "spi1/spidev@0";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi1.1
+ fragment@3 {
+ target-path = "spi1/spidev@1";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi1.2
+ fragment@4 {
+ target-path = "spi1/spidev@2";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi2.0
+ fragment@5 {
+ target-path = "spi2/spidev@0";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi2.1
+ fragment@6 {
+ target-path = "spi2/spidev@1";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // disable spi-dev on spi2.2
+ fragment@7 {
+ target-path = "spi2/spidev@2";
+ __dormant__ {
+ status = "disabled";
+ };
+ };
+
+ // enable flash on spi0.0
+ fragment@8 {
+ target = <&spi0>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_00: spi_nor@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi0.1
+ fragment@9 {
+ target = <&spi0>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_01: spi_nor@1 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <1>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi1.0
+ fragment@10 {
+ target = <&spi1>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_10: spi_nor@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi1.1
+ fragment@11 {
+ target = <&spi1>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_11: spi_nor@1 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <1>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi1.2
+ fragment@12 {
+ target = <&spi1>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_12: spi_nor@2 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <2>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi2.0
+ fragment@13 {
+ target = <&spi2>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_20: spi_nor@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi2.1
+ fragment@14 {
+ target = <&spi2>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_21: spi_nor@1 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <1>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // enable flash on spi2.2
+ fragment@15 {
+ target = <&spi2>;
+ __dormant__ {
+ status = "okay";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi_nor_22: spi_nor@2 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <2>;
+ spi-max-frequency = <500000>;
+ };
+ };
+ };
+
+ // Enable fast read for device on spi0.0.
+ // Use default active low interrupt signalling.
+ fragment@16 {
+ target = <&spi_nor_00>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi0.1.
+ // Use default active low interrupt signalling.
+ fragment@17 {
+ target = <&spi_nor_01>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi1.0.
+ // Use default active low interrupt signalling.
+ fragment@18 {
+ target = <&spi_nor_10>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi1.1.
+ // Use default active low interrupt signalling.
+ fragment@19 {
+ target = <&spi_nor_11>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi1.2.
+ // Use default active low interrupt signalling.
+ fragment@20 {
+ target = <&spi_nor_12>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi2.0.
+ // Use default active low interrupt signalling.
+ fragment@21 {
+ target = <&spi_nor_20>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi2.1.
+ // Use default active low interrupt signalling.
+ fragment@22 {
+ target = <&spi_nor_21>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ // Enable fast read for device on spi2.2.
+ // Use default active low interrupt signalling.
+ fragment@23 {
+ target = <&spi_nor_22>;
+ __dormant__ {
+ m25p,fast-read;
+ };
+ };
+
+ __overrides__ {
+ flash-spi0-0 = <0>,"+0+8";
+ flash-spi0-1 = <0>,"+1+9";
+ flash-spi1-0 = <0>,"+2+10";
+ flash-spi1-1 = <0>,"+3+11";
+ flash-spi1-2 = <0>,"+4+12";
+ flash-spi2-0 = <0>,"+5+13";
+ flash-spi2-1 = <0>,"+6+14";
+ flash-spi2-2 = <0>,"+7+15";
+ flash-fastr-spi0-0 = <0>,"+0+8+16";
+ flash-fastr-spi0-1 = <0>,"+1+9+17";
+ flash-fastr-spi1-0 = <0>,"+2+10+18";
+ flash-fastr-spi1-1 = <0>,"+3+11+19";
+ flash-fastr-spi1-2 = <0>,"+4+12+20";
+ flash-fastr-spi2-0 = <0>,"+5+13+21";
+ flash-fastr-spi2-1 = <0>,"+6+14+22";
+ flash-fastr-spi2-2 = <0>,"+7+15+23";
+ };
+};
+
|
