blob: dce88ac218928613c028b5bb94bab6048ff5b143 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Device Tree file for Ubiquiti Nanobeam NBE-5AC-19 (XC)
*
* Copyright (C) 2022 Daniel González Cabanelas <dgcbueu@gmail.com>
* based on device tree from qca9558_ubnt_powerbeam-5ac-500.dts
*/
#include "qca955x_ubnt_xc.dtsi"
/ {
compatible = "ubnt,nanobeam-ac-xc", "ubnt,xc", "qca,qca9558";
model = "Ubiquiti NanoBeam AC Gen1 (XC)";
aliases {
led-boot = &led_power;
led-failsafe = &led_power;
led-running = &led_power;
led-upgrade = &led_power;
};
keys {
compatible = "gpio-keys";
reset {
label = "Reset button";
linux,code = <KEY_RESTART>;
gpios = <&gpio 19 GPIO_ACTIVE_LOW>;
debounce-interval = <60>;
};
};
led_spi {
compatible = "spi-gpio";
#address-cells = <1>;
#size-cells = <0>;
sck-gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
mosi-gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
cs-gpios = <&gpio 3 GPIO_ACTIVE_HIGH>;
num-chipselects = <1>;
led_gpio: led_gpio@0 {
compatible = "fairchild,74hc595";
reg = <0>;
gpio-controller;
#gpio-cells = <2>;
registers-number = <1>;
spi-max-frequency = <10000000>;
enable-gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
};
};
leds {
compatible = "gpio-leds";
rssi0 {
label = "blue:rssi0";
gpios = <&led_gpio 0 GPIO_ACTIVE_LOW>;
};
rssi1 {
label = "blue:rssi1";
gpios = <&led_gpio 1 GPIO_ACTIVE_LOW>;
};
rssi2 {
label = "blue:rssi2";
gpios = <&led_gpio 2 GPIO_ACTIVE_LOW>;
};
rssi3 {
label = "blue:rssi3";
gpios = <&led_gpio 3 GPIO_ACTIVE_LOW>;
};
led_power: power {
label = "blue:power";
gpios = <&led_gpio 4 GPIO_ACTIVE_LOW>;
default-state = "on";
};
};
};
&mdio0 {
status = "okay";
phy4: ethernet-phy@4 {
phy-mode = "sgmii";
reg = <4>;
at803x-override-sgmii-link-check;
};
};
ð0 {
status = "okay";
pll-reg = <0 0x48 0>;
pll-data = <0x03000000 0x00000101 0x00001313>;
nvmem-cells = <&macaddr_art_0>;
nvmem-cell-names = "mac-address";
phy-mode = "sgmii";
phy-handle = <&phy4>;
};
&art {
compatible = "nvmem-cells";
#address-cells = <1>;
#size-cells = <1>;
macaddr_art_0: macaddr@0 {
reg = <0x0 0x6>;
};
};
|
