target/linux/ath79/dts/qca9557_8dev_rambutan.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135

// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qca955x.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "8dev,rambutan", "qca,qca9557";
	model = "8devices Rambutan";

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
			debounce-interval = <60>;
		};
	};
};

&nand {
	status = "okay";

	partitions {
		compatible = "fixed-partitions";

		#address-cells = <1>;
		#size-cells = <1>;

		partition@0 {
			label = "u-boot";
			reg = <0x0 0x300000>;
			read-only;
		};

		partition@300000 {
			label = "u-boot-env";
			reg = <0x300000 0x200000>;
		};

		art: partition@500000 {
			label = "art";
			reg = <0x500000 0x100000>;
			read-only;
		};

		partition@600000 {
			label = "ubi";
			reg = <0x600000 0x7a00000>;
		};
	};
};

&mdio0 {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
		reset-gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
	};
};

&mdio1 {
	status = "okay";

	phy1: ethernet-phy@0 {
		reg = <0>;
		reset-gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
		phy-mode = "sgmii";
		at803x-override-sgmii-link-check;
	};
};

&eth0 {
	status = "okay";

	nvmem-cells = <&macaddr_art_0>;
	nvmem-cell-names = "mac-address";
	phy-mode = "mii";
	phy-handle = <&phy0>;
};

&eth1 {
	status = "okay";

	pll-data = <0x17000000 0x101 0x1313>;
	phy-handle = <&phy1>;
	qca955x-sgmii-fixup;
	nvmem-cells = <&macaddr_art_6>;
	nvmem-cell-names = "mac-address";
};

&wmac {
	status = "okay";

	gpio-controller;
	mtd-cal-data = <&art 0x1000>;
};

&pcie0 {
	status = "okay";
};

&usb_phy0 {
	status = "okay";
};

&usb0 {
	status = "okay";
};

&usb_phy1 {
	status = "okay";
};

&usb1 {
	status = "okay";
};

&art {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_art_0: macaddr@0 {
		reg = <0x0 0x6>;
	};

	macaddr_art_6: macaddr@6 {
		reg = <0x6 0x6>;
	};
};