1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
|
/*
* PowerCloud Systems CR3000 support
*
* Copyright (c) 2011 Qualcomm Atheros
* Copyright (c) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
* Copyright (c) 2012-2013 PowerCloud Systems
* Copyright (c) 2015 Daniel Dickinson <openwrt@daniel.thecshore.com>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include <linux/gpio.h>
#include <linux/pci.h>
#include <linux/phy.h>
#include <linux/platform_device.h>
#include <linux/ath9k_platform.h>
#include <linux/ar8216_platform.h>
#include <asm/mach-ath79/ar71xx_regs.h>
#include <asm/mach-ath79/ath79.h>
#include "common.h"
#include "dev-ap9x-pci.h"
#include "dev-eth.h"
#include "dev-gpio-buttons.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "dev-spi.h"
#include "dev-wmac.h"
#include "machtypes.h"
#define CR3000_GPIO_LED_WLAN_2G 13
#define CR3000_GPIO_LED_POWER_AMBER 15
#define CR3000_GPIO_LED_WAN 18
#define CR3000_GPIO_LED_LAN1 19
#define CR3000_GPIO_LED_LAN2 20
#define CR3000_GPIO_LED_LAN3 21
#define CR3000_GPIO_LED_LAN4 22
#define CR3000_GPIO_BTN_WPS 16
#define CR3000_GPIO_BTN_RESET 17
#define CR3000_KEYS_POLL_INTERVAL 20 /* msecs */
#define CR3000_KEYS_DEBOUNCE_INTERVAL (3 * CR3000_KEYS_POLL_INTERVAL)
#define CR3000_MAC0_OFFSET 0
#define CR3000_MAC1_OFFSET 6
#define CR3000_WMAC_CALDATA_OFFSET 0x1000
#define CR3000_WMAC_MAC_OFFSET 0x1002
#define CR3000_PCIE_CALDATA_OFFSET 0x5000
static struct gpio_led cr3000_leds_gpio[] __initdata = {
{
.name = "pcs:amber:power",
.gpio = CR3000_GPIO_LED_POWER_AMBER,
.active_low = 1,
},
{
.name = "pcs:blue:wlan",
.gpio = CR3000_GPIO_LED_WLAN_2G,
.active_low = 1,
},
{
.name = "pcs:blue:wan",
.gpio = CR3000_GPIO_LED_WAN,
.active_low = 1,
},
{
.name = "pcs:blue:lan1",
.gpio = CR3000_GPIO_LED_LAN1,
.active_low = 1,
},
{
.name = "pcs:blue:lan2",
.gpio = CR3000_GPIO_LED_LAN2,
.active_low = 1,
},
{
.name = "pcs:blue:lan3",
.gpio = CR3000_GPIO_LED_LAN3,
.active_low = 1,
},
{
.name = "pcs:blue:lan4",
.gpio = CR3000_GPIO_LED_LAN4,
.active_low = 1,
},
};
static struct gpio_keys_button cr3000_gpio_keys[] __initdata = {
{
.desc = "WPS button",
.type = EV_KEY,
.code = KEY_WPS_BUTTON,
.debounce_interval = CR3000_KEYS_DEBOUNCE_INTERVAL,
.gpio = CR3000_GPIO_BTN_WPS,
.active_low = 1,
},
{
.desc = "Reset button",
.type = EV_KEY,
.code = KEY_WPS_BUTTON,
.debounce_interval = CR3000_KEYS_DEBOUNCE_INTERVAL,
.gpio = CR3000_GPIO_BTN_RESET,
.active_low = 1,
},
};
static void __init cr3000_setup(void)
{
u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
ath79_register_m25p80(NULL);
ath79_register_leds_gpio(-1, ARRAY_SIZE(cr3000_leds_gpio),
cr3000_leds_gpio);
ath79_register_gpio_keys_polled(-1, CR3000_KEYS_POLL_INTERVAL,
ARRAY_SIZE(cr3000_gpio_keys),
cr3000_gpio_keys);
/* WLAN 2GHz onboard */
ath79_register_wmac(art + CR3000_WMAC_CALDATA_OFFSET, art + CR3000_WMAC_MAC_OFFSET);
ath79_register_mdio(1, 0x0);
ath79_register_mdio(0, 0x0);
ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_SW_PHY_SWAP);
/* Lan 4-port switch attached to GMAC1 internal switch */
ath79_init_mac(ath79_eth1_data.mac_addr, art + CR3000_MAC0_OFFSET, 0);
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
ath79_eth1_data.speed = SPEED_1000;
ath79_eth1_data.duplex = DUPLEX_FULL;
ath79_register_eth(1);
ath79_init_mac(ath79_eth0_data.mac_addr, art + CR3000_MAC1_OFFSET, 0);
/* WAN Fast Ethernet interface attached to GMAC0 */
ath79_switch_data.phy4_mii_en = 1;
ath79_switch_data.phy_poll_mask = BIT(0);
ath79_eth0_data.phy_mask = BIT(0);
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
ath79_eth0_data.mii_bus_dev = &ath79_mdio1_device.dev;
ath79_register_eth(0);
}
MIPS_MACHINE(ATH79_MACH_CR3000, "CR3000", "PowerCloud CR3000",
cr3000_setup);
|
