aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch
diff options
context:
space:
mode:
authorJohn Crispin <john@openwrt.org>2013-08-14 18:15:15 +0000
committerJohn Crispin <john@openwrt.org>2013-08-14 18:15:15 +0000
commit9e5b0cc19cebf6ed876c7eace13b887b46e518c0 (patch)
treef246f12adca3e91f5e3708e97c7a4add05cc0ce3 /target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch
parent2864fb107f00531df0b114d52334d3e00fa5d6c2 (diff)
downloadupstream-9e5b0cc19cebf6ed876c7eace13b887b46e518c0.tar.gz
upstream-9e5b0cc19cebf6ed876c7eace13b887b46e518c0.tar.bz2
upstream-9e5b0cc19cebf6ed876c7eace13b887b46e518c0.zip
ramips: update v3.10 patches
Sync the patches with those sent upstream for v3.12. Signed-off-by: John Crispin <blogic@openwrt.org> SVN-Revision: 37778
Diffstat (limited to 'target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch')
-rw-r--r--target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch21
1 files changed, 21 insertions, 0 deletions
diff --git a/target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch b/target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch
new file mode 100644
index 0000000000..d46296b3e4
--- /dev/null
+++ b/target/linux/ramips/patches-3.10/0012-MIPS-ralink-probe-clocksources-from-OF.patch
@@ -0,0 +1,21 @@
+From c4d6a957efb0c8d919302598ae547bde05137461 Mon Sep 17 00:00:00 2001
+From: John Crispin <blogic@openwrt.org>
+Date: Sun, 28 Jul 2013 13:48:39 +0200
+Subject: [PATCH 12/25] MIPS: ralink: probe clocksources from OF
+
+Make plat_time_init() call clocksource_of_init() allowing the systick cevt
+to load.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+---
+ arch/mips/ralink/clk.c | 1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/arch/mips/ralink/clk.c
++++ b/arch/mips/ralink/clk.c
+@@ -69,4 +69,5 @@ void __init plat_time_init(void)
+ pr_info("CPU Clock: %ldMHz\n", clk_get_rate(clk) / 1000000);
+ mips_hpt_frequency = clk_get_rate(clk) / 2;
+ clk_put(clk);
++ clocksource_of_init();
+ }