aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi
diff options
context:
space:
mode:
authorAnsuel Smith <ansuelsmth@gmail.com>2021-04-02 23:40:10 +0200
committerPetr Štetiar <ynezz@true.cz>2021-07-19 14:51:22 +0200
commit939c0030dba2742e17e18b68999e23317796ace8 (patch)
tree1952aecf13236a620aa1eb056e028741b444f205 /target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi
parent0458a8993ca1c1594bc19d247909324f157abeef (diff)
downloadupstream-939c0030dba2742e17e18b68999e23317796ace8.tar.gz
upstream-939c0030dba2742e17e18b68999e23317796ace8.tar.bz2
upstream-939c0030dba2742e17e18b68999e23317796ace8.zip
lantiq: convert mtd-mac-address to nvmem implementation
Define nvmem-cells and convert mtd-mac-address to nvmem implementation. The conversion is done with an automated script. Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
Diffstat (limited to 'target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi')
-rw-r--r--target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi16
1 files changed, 14 insertions, 2 deletions
diff --git a/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi b/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi
index c8dd817b6c..381c3fc27e 100644
--- a/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi
+++ b/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vgv7519.dtsi
@@ -127,7 +127,8 @@
};
&eth0 {
- mtd-mac-address = <&boardconfig 0x16>;
+ nvmem-cells = <&macaddr_boardconfig_16>;
+ nvmem-cell-names = "mac-address";
mac-address-increment = <1>;
};
@@ -238,7 +239,8 @@
reg = <0x7000 0 0 0 0>;
ralink,mtd-eeprom = <&boardconfig 0x410>;
ralink,mtd-eeprom-swap;
- mtd-mac-address = <&boardconfig 0x16>;
+ nvmem-cells = <&macaddr_boardconfig_16>;
+ nvmem-cell-names = "mac-address";
mac-address-increment = <1>;
};
};
@@ -278,3 +280,13 @@
&gpio 31 GPIO_ACTIVE_HIGH //still unknown
&gpio 3 GPIO_ACTIVE_HIGH>; //reset_slic?
};
+
+&boardconfig {
+ compatible = "nvmem-cells";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ macaddr_boardconfig_16: macaddr@16 {
+ reg = <0x16 0x6>;
+ };
+};