aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi
diff options
context:
space:
mode:
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>2019-07-08 14:47:37 +0200
committerAdrian Schmutzler <freifunk@adrianschmutzler.de>2019-12-22 01:24:23 +0100
commit660200e53d627aee107ac90ba611bd762b98a4f6 (patch)
tree8ea650ad0de31e746eccab4751f0d3d21a1a1a05 /target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi
parent7298c25f744a042f021da7a5e0fa81268bb454ce (diff)
downloadupstream-660200e53d627aee107ac90ba611bd762b98a4f6.tar.gz
upstream-660200e53d627aee107ac90ba611bd762b98a4f6.tar.bz2
upstream-660200e53d627aee107ac90ba611bd762b98a4f6.zip
lantiq: dts: assign the GPHY LED pins to the Ethernet controller node
Assign the GPHY LED pins to the Ethernet controller node instead of using pin hogging (where pins are assigned to the pin controller). This is the preferred way of assigning pins upstream. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Diffstat (limited to 'target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi')
-rw-r--r--target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi13
1 files changed, 5 insertions, 8 deletions
diff --git a/target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi b/target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi
index 6dc45f057d..8db1ffbf81 100644
--- a/target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi
+++ b/target/linux/lantiq/files/arch/mips/boot/dts/VGV7510KW22.dtsi
@@ -107,6 +107,11 @@
};
&eth0 {
+ pinctrl-0 = <&mdio_pins>,
+ <&gphy0_led0_pins>, <&gphy0_led1_pins>,
+ <&gphy1_led0_pins>, <&gphy1_led1_pins>;
+ pinctrl-names = "default";
+
lan: interface@0 {
compatible = "lantiq,xrx200-pdi";
#address-cells = <1>;
@@ -189,14 +194,6 @@
pinctrl-0 = <&state_default>;
state_default: pinmux {
- gphy-leds {
- lantiq,groups = "gphy0 led0", "gphy0 led1",
- "gphy1 led0", "gphy1 led1";
- lantiq,function = "gphy";
- lantiq,open-drain = <0>;
- lantiq,pull = <2>;
- lantiq,output = <1>;
- };
pci-rst {
lantiq,pins = "io21";
lantiq,open-drain = <0>;