aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2015-08-04 23:09:55 +0000
committerFelix Fietkau <nbd@openwrt.org>2015-08-04 23:09:55 +0000
commitf7651fdba51fae235bb9e43fcecc0478faf927d0 (patch)
treedf2c2dfd4c247210c9ba11828619b5eaf1584b91 /target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch
parentc4c986e419d7098104681c364978d065a3b7f2e1 (diff)
downloadupstream-f7651fdba51fae235bb9e43fcecc0478faf927d0.tar.gz
upstream-f7651fdba51fae235bb9e43fcecc0478faf927d0.tar.bz2
upstream-f7651fdba51fae235bb9e43fcecc0478faf927d0.zip
ipq806x: fix pcie pinmux naming in ipq806x dts
PCIe controller nodes are numbers 0/1/2 in the chipset dtsi file, but the pinmux nodes are numbers 1/2/3. We'll make it consistent by changing the pinmux numbering to match the controller's one. Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org> SVN-Revision: 46556
Diffstat (limited to 'target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch')
-rw-r--r--target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch4
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch b/target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch
index 846f7384d1..f327050410 100644
--- a/target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch
+++ b/target/linux/ipq806x/patches-4.1/707-ARM-dts-qcom-add-mdio-nodes-to-ap148-db149.patch
@@ -39,7 +39,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
gsbi@16300000 {
@@ -144,5 +154,33 @@
- pinctrl-0 = <&pcie2_pins>;
+ pinctrl-0 = <&pcie1_pins>;
pinctrl-names = "default";
};
+
@@ -99,7 +99,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
gsbi2: gsbi@12480000 {
@@ -173,5 +183,44 @@
- pinctrl-0 = <&pcie3_pins>;
+ pinctrl-0 = <&pcie2_pins>;
pinctrl-names = "default";
};
+