diff options
| author | Gabor Juhos <juhosg@openwrt.org> | 2012-10-28 19:52:02 +0000 |
|---|---|---|
| committer | Gabor Juhos <juhosg@openwrt.org> | 2012-10-28 19:52:02 +0000 |
| commit | a8ec452c60ed3281e29de6fa012f4940b4c3fbc3 (patch) | |
| tree | 81e47efe735c4cde24370d77b47e0ab60a84c197 /target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch | |
| parent | b783fb21a53535cf043189b0c4c30f315f494bb5 (diff) | |
| download | upstream-a8ec452c60ed3281e29de6fa012f4940b4c3fbc3.tar.gz upstream-a8ec452c60ed3281e29de6fa012f4940b4c3fbc3.tar.bz2 upstream-a8ec452c60ed3281e29de6fa012f4940b4c3fbc3.zip | |
ar71xx: add initial support for 3.6
The nand subtarget is not working yet.
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@33983 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch')
| -rw-r--r-- | target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch b/target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch new file mode 100644 index 0000000000..fd3d9689a2 --- /dev/null +++ b/target/linux/ar71xx/patches-3.6/201-spi-ath79-add-missing-HIGH-LOW-SCK-transition.patch @@ -0,0 +1,21 @@ +From bcb0fdebc08f828b54d0a2eb74a9d1378701a8e0 Mon Sep 17 00:00:00 2001 +From: Gabor Juhos <juhosg@openwrt.org> +Date: Wed, 11 Jan 2012 20:33:41 +0100 +Subject: [PATCH 29/34] spi/ath79: add missing HIGH->LOW SCK transition + +Signed-off-by: Gabor Juhos <juhosg@openwrt.org> +--- + drivers/spi/spi-ath79.c | 2 ++ + 1 files changed, 2 insertions(+), 0 deletions(-) + +--- a/drivers/spi/spi-ath79.c ++++ b/drivers/spi/spi-ath79.c +@@ -200,6 +200,8 @@ static u32 ath79_spi_txrx_mode0(struct s + ath79_spi_delay(sp, nsecs); + ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out | AR71XX_SPI_IOC_CLK); + ath79_spi_delay(sp, nsecs); ++ if (bits == 1) ++ ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out); + + word <<= 1; + } |