diff options
| author | Gabor Juhos <juhosg@openwrt.org> | 2009-05-28 13:00:08 +0000 |
|---|---|---|
| committer | Gabor Juhos <juhosg@openwrt.org> | 2009-05-28 13:00:08 +0000 |
| commit | c2c496868e73e78b766af3ed943e5e1b1efb20bb (patch) | |
| tree | 881ca189a4d4afe55cfbacf4f7f733aa11838ad3 /target/linux/ar71xx/files/drivers/net/ag71xx | |
| parent | 7adb67f18469e51cecb83a0c2efbf22494acb244 (diff) | |
| download | upstream-c2c496868e73e78b766af3ed943e5e1b1efb20bb.tar.gz upstream-c2c496868e73e78b766af3ed943e5e1b1efb20bb.tar.bz2 upstream-c2c496868e73e78b766af3ed943e5e1b1efb20bb.zip | |
add support for board specific PLL settings
SVN-Revision: 16133
Diffstat (limited to 'target/linux/ar71xx/files/drivers/net/ag71xx')
| -rw-r--r-- | target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_phy.c | 17 |
1 files changed, 1 insertions, 16 deletions
diff --git a/target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_phy.c b/target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_phy.c index ab76a48415..004d886f0c 100644 --- a/target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_phy.c +++ b/target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_phy.c @@ -27,20 +27,11 @@ static unsigned char *ag71xx_speed_str(struct ag71xx *ag) return "?"; } -#define AR71XX_PLL_VAL_1000 0x00110000 -#define AR71XX_PLL_VAL_100 0x00001099 -#define AR71XX_PLL_VAL_10 0x00991099 - -#define AR91XX_PLL_VAL_1000 0x1a000000 -#define AR91XX_PLL_VAL_100 0x13000a44 -#define AR91XX_PLL_VAL_10 0x00441099 - static void ag71xx_phy_link_update(struct ag71xx *ag) { struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag); u32 cfg2; u32 ifctl; - u32 pll; u32 fifo5; u32 mii_speed; @@ -65,22 +56,16 @@ static void ag71xx_phy_link_update(struct ag71xx *ag) case SPEED_1000: mii_speed = MII_CTRL_SPEED_1000; cfg2 |= MAC_CFG2_IF_1000; - pll = pdata->is_ar91xx ? AR91XX_PLL_VAL_1000 - : AR71XX_PLL_VAL_1000; fifo5 |= FIFO_CFG5_BM; break; case SPEED_100: mii_speed = MII_CTRL_SPEED_100; cfg2 |= MAC_CFG2_IF_10_100; ifctl |= MAC_IFCTL_SPEED; - pll = pdata->is_ar91xx ? AR91XX_PLL_VAL_100 - : AR71XX_PLL_VAL_100; break; case SPEED_10: mii_speed = MII_CTRL_SPEED_10; cfg2 |= MAC_CFG2_IF_10_100; - pll = pdata->is_ar91xx ? AR91XX_PLL_VAL_10 - : AR71XX_PLL_VAL_10; break; default: BUG(); @@ -89,7 +74,7 @@ static void ag71xx_phy_link_update(struct ag71xx *ag) ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, pdata->is_ar91xx ? 0x780fff : 0x008001ff); - pdata->set_pll(pll); + pdata->set_pll(ag->speed); ag71xx_mii_ctrl_set_speed(ag, mii_speed); ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2); |