aboutsummaryrefslogtreecommitdiffstats
path: root/package/kernel/linux
diff options
context:
space:
mode:
authorMarkus Stockhausen <markus.stockhausen@gmx.de>2022-08-25 08:22:01 +0200
committerSander Vanheule <sander@svanheule.net>2022-08-28 11:30:58 +0200
commit4850bd887c3aeac10cee3cd6e96bf2418dd98c93 (patch)
tree6a170552af39fda42ac6cf2df04eea4e5b93c033 /package/kernel/linux
parent1efaad03bb20e9aee458d30427cf00170fbe8fa2 (diff)
downloadupstream-4850bd887c3aeac10cee3cd6e96bf2418dd98c93.tar.gz
upstream-4850bd887c3aeac10cee3cd6e96bf2418dd98c93.tar.bz2
upstream-4850bd887c3aeac10cee3cd6e96bf2418dd98c93.zip
realtek: add RTL83XX clock driver
Add a new self-contained combined clock & platform driver that allows to access the PLL hardware clocks of RTL83XX devices. Currently it provides info about CPU, MEM and LXB clocks on RTL838X and RTL839X devices and additionally allows to change the CPU clocks. Changing the clocks multiple times on a DGS-1210-20 and a DGS-1210-52 already works well and is multithreading safe on the RTL839X. Even a cpufreq initiated change of the CPU clock works fine. Loading the driver will add some meaningful logging. [0.000000] rtl83xx-clk: initialized, CPU 500 MHz, MEM 300 MHz (8 Bit DDR3), LXB 200 MHz [0.279456] rtl83xx-clk soc:clock-controller: rate setting enabled, CPU 325-600 MHz, MEM 300-300 MHz, LXB 200-200 MHz, OVERCLOCK AT OWN RISK Signed-off-by: Markus Stockhausen <markus.stockhausen@gmx.de> [remove trailing whitespaces, C-style SPDX comments for ASM and headers] Signed-off-by: Sander Vanheule <sander@svanheule.net>
Diffstat (limited to 'package/kernel/linux')
0 files changed, 0 insertions, 0 deletions