aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJonathan A. Kollasch <jakllsch@kollasch.net>2020-09-11 14:33:39 -0500
committerAdrian Schmutzler <freifunk@adrianschmutzler.de>2021-06-12 11:01:43 +0200
commit0794a784e905e14f673fee6120e86be67bb4862d (patch)
tree1b9c7738bf1f1d0420bd9271761602a554f604c0
parent1a8de9cbf91fe1f2550140f4254bc310a99ccd39 (diff)
downloadupstream-0794a784e905e14f673fee6120e86be67bb4862d.tar.gz
upstream-0794a784e905e14f673fee6120e86be67bb4862d.tar.bz2
upstream-0794a784e905e14f673fee6120e86be67bb4862d.zip
ath79: fix eth0 PLL registers on WD My Net Wi-Fi Range Extender
This replaces the register bits for RGMII delay on the MAC side in favor of having the RGMII delay on the PHY side by setting the phy-mode property to rgmii-id (RGMII internal delay), which is supported by the at803x driver. Speed 1000 is fixed as a result, so now all ethernet speeds function. Signed-off-by: Jonathan A. Kollasch <jakllsch@kollasch.net> Reviewed-by: Michael Pratt <mcpratt@pm.me> (cherry picked from commit f36990eae77c3a22842a2c418378c5dd40dec366)
-rw-r--r--target/linux/ath79/dts/ar9344_wd_mynet-wifi-rangeextender.dts4
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/ath79/dts/ar9344_wd_mynet-wifi-rangeextender.dts b/target/linux/ath79/dts/ar9344_wd_mynet-wifi-rangeextender.dts
index 575c72ee7c..7313e9acc2 100644
--- a/target/linux/ath79/dts/ar9344_wd_mynet-wifi-rangeextender.dts
+++ b/target/linux/ath79/dts/ar9344_wd_mynet-wifi-rangeextender.dts
@@ -144,10 +144,10 @@
&eth0 {
status = "okay";
- pll-data = <0x0e000000 0x3c000101 0x3c001313>;
+ pll-data = <0x02000000 0x00000101 0x00001313>;
/* ethernet MAC is stored in nvram */
- phy-mode = "rgmii";
+ phy-mode = "rgmii-id";
phy-handle = <&phy4>;
gmac-config {