aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/oxnas/files/arch/arm/mach-oxnas/fiq.S
blob: 6acd5a73944b68d6595fe29bfdc7e0210853d457 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/*
 *  Copyright (C) 2012 Gateworks Corporation
 *      Chris Lang <clang@gateworks.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/linkage.h>
#include <asm/assembler.h>
#include <asm/asm-offsets.h>

#define D_CACHE_LINE_SIZE 32

	.text

/*
 * R8  - DMA Start Address
 * R9  - DMA Length
 * R10 - DMA Direction
 * R11 - DMA type
 * R12 - fiq_buffer Address
*/

	.global	ox820_fiq_end
ENTRY(ox820_fiq_start)
	str	r8, [r13]

	ldmia	r12, {r8, r9, r10}
	and	r11, r10, #0x3000000
	and	r10, r10, #0xff

	teq	r11, #0x1000000
	beq	ox820_dma_map_area
	teq	r11, #0x2000000
	beq	ox820_dma_unmap_area
	/* fall through */
ox820_dma_flush_range:
	bic	r8, r8, #D_CACHE_LINE_SIZE - 1
1:
	mcr	p15, 0, r8, c7, c14, 1		@ clean & invalidate D line
	add	r8, r8, #D_CACHE_LINE_SIZE
	cmp	r8, r9
	blo	1b
	/* fall through */
ox820_fiq_exit:
	mov	r8, #0
	str	r8, [r12, #8]
	mcr	p15, 0, r8, c7, c10, 4		@ drain write buffer
	subs	pc, lr, #4

ox820_dma_map_area:
	add	r9, r9, r8
	teq	r10, #DMA_FROM_DEVICE
	beq	ox820_dma_inv_range
	teq	r10, #DMA_TO_DEVICE
	bne	ox820_dma_flush_range
	/* fall through */
ox820_dma_clean_range:
	bic	r8, r8, #D_CACHE_LINE_SIZE - 1
1:
	mcr	p15, 0, r8, c7, c10, 1		@ clean D line
	add	r8, r8, #D_CACHE_LINE_SIZE
	cmp	r8, r9
	blo	1b
	b	ox820_fiq_exit

ox820_dma_unmap_area:
	add	r9, r9, r8
	teq	r10, #DMA_TO_DEVICE
	beq	ox820_fiq_exit
	/* fall through */
ox820_dma_inv_range:
	tst	r8, #D_CACHE_LINE_SIZE - 1
	bic	r8, r8, #D_CACHE_LINE_SIZE - 1
	mcrne	p15, 0, r8, c7, c10, 1		@ clean D line
	tst	r9, #D_CACHE_LINE_SIZE - 1
	bic	r9, r9, #D_CACHE_LINE_SIZE - 1
	mcrne	p15, 0, r9, c7, c14, 1		@ clean & invalidate D line
1:
	mcr	p15, 0, r8, c7, c6, 1		@ invalidate D line
	add	r8, r8, #D_CACHE_LINE_SIZE
	cmp	r8, r9
	blo	1b
	b	ox820_fiq_exit

ox820_fiq_end: