blob: 51cf4e1ade2ba49f9585f6b26b18ba7a535bd898 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/* *********************************************************************
* Broadcom Common Firmware Environment (CFE)
*
* CPU Configuration file File: cpu_config.h
*
* This file contains the names of the routines to be used
* in the dispatch table in init_mips.S
*
* It lives here in the CPU directory so we can direct
* the init calls to routines named in this directory.
*
* Author: Mitch Lichtenberg (mpl@broadcom.com)
*
*********************************************************************
*
* XX Copyright 2000,2001
* Broadcom Corporation. All rights reserved.
*
* BROADCOM PROPRIETARY AND CONFIDENTIAL
*
* This software is furnished under license and may be used and
* copied only in accordance with the license.
********************************************************************* */
/*
*/
#define CPUCFG_CPUINIT bcmcore_cpuinit
#define CPUCFG_ALTCPU_START1 bcmcore_null
#define CPUCFG_ALTCPU_START2 bcmcore_null
#define CPUCFG_ALTCPU_RESET bcmcore_null
#define CPUCFG_CPURESTART bcmcore_cpurestart
#define CPUCFG_DRAMINIT board_draminit /* no dram on CPU */
#define CPUCFG_CACHEOPS bcmcore_cacheops
#define CPUCFG_ARENAINIT bcmcore_arena_init
#define CPUCFG_PAGETBLINIT bcmcore_pagetable_init
#define CPUCFG_TLBHANDLER bcmcore_tlbhandler
#define CPUCFG_DIAG_TEST1 bcmcore_null
#define CPUCFG_DIAG_TEST2 bcmcore_null
#if CFG_CMT
#define CPUCFG_TP1_SWITCH bcmcore_tp1_switch
#else
#define CPUCFG_TP1_SWITCH bcmcore_null
#endif
/*
* The BCMCORE ticks CP0 every other cycle.
*/
#define CPUCFG_CYCLESPERCPUTICK 2
/*
* Hazard macro
*/
#define HAZARD nop ; nop ; nop ; nop ; nop ; nop ; nop
#define ERET \
.set push ; \
.set mips4 ; \
eret ; \
.set pop
|
