aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/dts
Commit message (Collapse)AuthorAgeFilesLines
* lantiq: Slow down SPI flash on the DGN3500Daniel Gimpelevich2016-06-241-1/+1
| | | | | | | | | | | The bootloader uses 30 MHz as the SPI frequency for flash on the Germany and North America models, and 50 MHz for it on the worldwide model, but the Lantiq SPI driver in OpenWrt and LEDE may access the flash differently such that writes are capped at 20 MHz, leading to read errors reported on the worldwide model at 30 MHz. Signed-off-by: Daniel Gimpelevich <daniel@gimpelevich.san-francisco.ca.us> Acked-by: Kevin Darbyshire-Bryant <kevin@darbyshire-bryant.me.uk>
* lantiq: make EASY80920 work with both chip versionsHauke Mehrtens2016-06-241-1/+2
| | | | | | | | | The EASY80920 is available with the A1X and the A2X chip version depending on the board version. Add both firmware versions to device tree and make the driver load the correct version depending on the chip version. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
* lantiq: use new partition layout for EASY80920NANDHauke Mehrtens2016-06-241-6/+30
| | | | | | This matches the EASY80920NAND boards with UGW. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
* lantiq: fix fritz7320 wifi supportJohn Crispin2016-06-241-1/+9
| | | | Signed-off-by: John Crispin <john@phrozen.org>
* lantiq: fix ARV452CQW button gpio setupJohn Crispin2016-06-241-7/+7
| | | | Signed-off-by: John Crispin <john@phrozen.org>
* lantiq: Add Support for Fritz!Box 7360 SLJohn Crispin2016-06-241-0/+217
| | | | | Signed-off-by: Sebastian Ortwein <krone@animeland.de> Tested-by: Guido Lipke <lipkegu@gmail.com>
* lantiq: use new property name for eiu irqsJohn Crispin2016-06-244-4/+4
| | | | Signed-off-by: John Crispin <john@phrozen.org>
* lantiq: add Buffalo WBMR-300HPD supportFelix Fietkau2016-06-241-0/+303
| | | | Signed-off-by: Felix Fietkau <nbd@nbd.name>
* lantiq: fix regression in VG3503J.dtsJohn Crispin2016-06-241-0/+2
| | | | | | | | 9d0608eef3e5b9fca - "lantiq: VG3503J - merge profiles" resulted in the dts file missing the version string. Signed-off-by: John Crispin <john@phrozen.org>
* lantiq: VG3503J - use the 11G firmwareMathias Kresin2016-06-241-2/+2
| | | | | | Use the 11G firmware for the phys as the oem firmware does. Signed-off-by: Mathias Kresin <dev@kresin.me>
* lantiq: VG3503J - merge profilesMathias Kresin2016-06-243-191/+176
| | | | | | | | The only difference between the VG3503J profiles is the version of the gphy firmware that gets loaded. This can be handled perfect fine in one device tree source file. Signed-off-by: Mathias Kresin <dev@kresin.me>
* lantiq: Use the correct SPI flash speed for the Netgear DGN3500Daniel Gimpelevich2016-06-241-1/+1
| | | | Signed-off-by: Daniel Gimpelevich <daniel@gimpelevich.san-francisco.ca.us>
* lantiq: VGV7510KW22 - enable the IP101A phyMathias Kresin2016-06-241-5/+22
| | | | | | | | | | | | The RJ45 WAN port is used for xDSL as well as the IP101A. The pins 1,2,3,6 of the RJ45 are connected to the IP101A and the pins 4,5 are connected to the xdsl chip. Drop the ip101a-rst node. It can't be controlled and is not required at all. Signed-off-by: Mathias Kresin <dev@kresin.me>
* lantiq: VGV7510KW22 - fix pinmux configurationMathias Kresin2016-06-241-25/+1
| | | | | | | | | | | The STP pinmux was initially added in assumption LAN2 led is driven by it. It worked somehow because STP group and gphy0 led0 share the GPIO. Do it the right way by adding the gphy0 led0 the gphy function. According to the author, the SPI node is a copy & paste leftover. Which makes sense since nothing is connected to the SPI bus on this device. Signed-off-by: Mathias Kresin <dev@kresin.me>
* lantiq: VGV7519 update bombZoltan HERPAI2016-06-243-86/+75
| | | | | | | | | | | lantiq: VGV7519 - remove/merge redundant parts in dts lantiq: VGV7519 - cleanup pinmux configuration lantiq: VGV7519 - add second usb port lantiq: VGV7519 - add vlan support lantiq: VGV7519 - get mac address from board_config partition lantiq: VGV7519 - fix brn partition layout Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
* kernel: remove a hack that was obsoleted upstreamDaniel Gimpelevich2016-06-221-1/+1
| | | | Signed-off-by: Daniel Gimpelevich <daniel@gimpelevich.san-francisco.ca.us>
* lantiq: VGV7510KW22BRN - set the phy clock sourceJohn Crispin2016-06-191-0/+6
| | | | | | | | | | | | | VGV7510KW2 with VRX288 v1.2 has brnboot 1.8 installed. Starting with this brnboot version, the "GPHY Clock Source" isn't set anymore by brnboot, with the result that xrx200-net fails to probe/initialize the phys. Use the phy clock source device tree binding to specify the clock source. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49284 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: VGV7510KW22BRN - support dual-imageJohn Crispin2016-06-191-1/+4
| | | | | | Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49282 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: move partitions into partion table nodeJohn Crispin2016-06-1942-1006/+1253
| | | | | | | | | | Starting with kernel 4.4, the use of partitions as direct subnodes of the mtd device is discouraged and only supported for backward compatiblity reasons. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49280 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: VG3503J - use the same PHY led functionality as the OEM firmwareJohn Crispin2016-06-191-8/+8
| | | | | | | | | | | | | Based on the vg3503j_gphy_led.sh script published in the VG3503J wiki article, the OEM Firmware uses the following PHY led functionality: gphy led 0: LINK/ACTIVITY gphy led 1: LINK gphy led 2: ACTIVITY Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49278 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: use the same functionality for all ethernet phys ledJohn Crispin2016-06-191-0/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | The VGV7510KW22 has the leds for LAN1-3 connected to pin1 of the phys and the led for LAN4 connect to pin0 of the phy. This results with the current configuration in a fast flashing LAN4 led as soon as a network cable is connected. Something similar was reported on the forum[1] for the VGV7519 as well. Since it isn't predicable to which pin a (single) phy led is connected, use the (default) pin1 functionality Constant On: 10/100/1000MBit Blink Fast: None Blink Slow: None Pulse: TX/RX for all ethernet phy leds. After checking pictures of all vr9 boards, it looks like only the VG3503J has more than one led connected per phy. Using the phy led device tree bindings to assign the functionality to the "additional" leds, the VG3503J phy leds should behave as before. Signed-off-by: Mathias Kresin <openwrt@kresin.me> [1] https://forum.openwrt.org/viewtopic.php?pid=321523 git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49270 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: remove read-only flag on two partitions on BTHOMEHUBV3AJohn Crispin2016-04-261-2/+0
| | | | | | | | | | | Remove read-only flag on two partitions on BTHOMEHUBV3A: uboot-config - otherwise fw_setenv command cannot be used. ath9k-cal - so that ath9k calibration data can be copied to the partition on a newly installed board. Signed-off-by: Ben Mulvihill <ben.mulvihill@gmail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49250 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: VGV7510KW22/VGV7519 update spi pinmux groupJohn Crispin2016-02-082-2/+2
| | | | | | | | | | | | | With the backport of the kernel 4.5 pinctrl-xway patches (3551609d & 826bca29) the pinmux group "spi" was splitted into "spi_di", "spi_do" & "spi_clk". But the no longer existing group "spi" is still used by some device tree source files. This fixes the detection of the wireless chipset of the VGV7510KW22. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48658 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: BTHOMEHUBV5A - explicit select the flash deviceJohn Crispin2016-02-081-1/+1
| | | | | | | | | | | | | The stock u-boot doesn't disable unused flash banks. Therefore, the nand driver tries to initialize a not connected NOR flash and the device hangs on boot. Workaround the issue by selecting the second flash bank (NAND). Signed-off-by: Mathias Kresin <openwrt@kresin.me> Acked-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48657 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Make the ar9.dtsi sram node match "simple-bus"Felix Fietkau2016-01-291-1/+1
| | | | | | | | | | | All other SoC types are using "lantiq,sram" and "simple-bus" to ensure that all child nodes are set up correctly during linux kernel initialization (plat_of_setup(void) in arch/mips/lantiq/prom.c). Without this some of sram child nodes might not be parsed. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48548 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Move the definition of the xrx200-net node to vr9.dtsiFelix Fietkau2016-01-2911-764/+669
| | | | | | | | | | This removes a lot of duplicate register and interrupt definitions by moving the xrx200-net definition to vr9.dtsi and making all devices re- use it. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48547 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: add support for TP-Link VR200vHauke Mehrtens2016-01-181-0/+280
| | | | | | | | | | This adds basic support for TP-Link VR200v. Currently the following parts are not working: FXO, Voice, DECT, WIFI (both) Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48328 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Remove incorrect PCIe compatible stringsFelix Fietkau2016-01-172-5/+0
| | | | | | | | | Re-defining the compatible property is not required since the correct value is inherited from vr9.dtsi. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48295 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Switch to the new SPI driverFelix Fietkau2016-01-178-31/+92
| | | | | | | | | | | | | | | | Compared to the "old" driver: - Each device must assign a pinctrl setting to the SPI node to allow the new SPI driver to configure the SPI pins. While here we are also using separate input and output settings so we are independent of whether the bootloader configures the pins correctly. - We use the new "compatible" strings to make the driver choose the correct number of chip-selects for each SoC. - The new driver starts counting the chip-selects at 1 (instead of 0, like the old one did). Thus we have to adjust the devices accordingly. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48293 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Enable the hardware SPI driver on the DGN3500/DGN3500BFelix Fietkau2016-01-171-53/+38
| | | | | | Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48290 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Enable SPI for the EASY80920 board againFelix Fietkau2016-01-171-46/+41
| | | | | | | | Also switch to the SPI definition provided by vr9.dtsi Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48289 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Switch FRITZ3370 from spi-gpio to the hardware SPI driverFelix Fietkau2016-01-171-40/+31
| | | | | | Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48288 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Re-use the SPI node from vr9.dtsi in TDW89X0.dtsiFelix Fietkau2016-01-171-40/+36
| | | | | | | | This removes the duplicate SPI register definition. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48287 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Add the SPI node to ar9.dtsi and vr9.dtsiFelix Fietkau2016-01-172-0/+20
| | | | | | | | | | This allows devices to use SPI without having to re-define (and thus duplicating) the whole SPI node. By default SPI is disabled (as before) because only few devices need it. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48286 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Configure the PCIe reset GPIO using OFFelix Fietkau2016-01-171-0/+1
| | | | | | | | | | | | | | | | | | | | | | | After the latest pinctrl backports there are only 50 (instead of 56 as before) GPIOs/pins exported (thus the first GPIO on VRX200 SoCs is now 462, before it was 456). This means that any hardcoded GPIOs have to be adjusted. This broke the PCIe driver (which seems to be the only driver which uses hardcoded GPIO numbers), it only reports: ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout pcie_rc_initialize link up failed!!!!! To prevent more of these issues in the future we remove the hardcoded PCIe reset GPIO definition and simply pass it via device-tree (like the PCI driver does). Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48285 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Use the new pinctrl compatible stringsFelix Fietkau2016-01-174-4/+4
| | | | | | | | | | | | | | | | These were introduced in upstream commit be14811c03cf "pinctrl/lantiq: introduce new dedicated devicetree bindings" and finally allow us to use the individual pins within our dts (for example spi_clk, etc.). Please note that this changes the number of GPIOs which are available for some SoCs. VRX200 SoCs for example only have 50 pins, but previously 56 pins were exposed. This means that all places which are using hardcoded GPIO numbers (which are not passed via device-tree) need to be adjusted (because the first GPIO number is now 462, instead of 456). Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48284 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Add the xbar to vr9.dtsJohn Crispin2016-01-011-1/+5
| | | | | | | | linux 4.4 (since commit 08b3c894e56580b8ed3e601212a25bda974c3cc2 "MIPS: lantiq: Disable xbar fpi burst mode") requires that the xbar is defined in the .dts of vrx200 (VR9) SoCs. git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48056 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: TDW8980 - use devicename:colour:function led naming schemeJohn Crispin2016-01-011-1/+1
| | | | | | Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48044 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: P2812HNUFX - move usb leds to P2812HNU-F1John Crispin2016-01-012-10/+18
| | | | | | | | | | The P2812HNU-F3 doesn't have usb leds. Only the P2812HNU-F1 has those leds. Reported-by: Sylwester Petela <sscapi@gmail.com> Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48043 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: use devicename:colour:function led naming schemeJohn Crispin2016-01-0129-368/+392
| | | | | | | | | | | | | | | | The leds of the following boards are not renamed due to lack of manuals/informations: - ARV7519PW - ARV7510PW22 - ARV4510PW The leds of the ARV4518PWR01* boards are unchanged, since the leds doesn't match the leds from the manual or pictures (e.g. there shouldn't be a wps led). Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48042 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: add support for indicating the boot state using three ledsJohn Crispin2016-01-0131-78/+173
| | | | | | | | | | | | | | The BTHOMEHUBV5A has a RGB power led, where every colour is perfect to indicate the current boot state. This patch adds support for such cases. The existing led sequences should be the same as before. Boards which are using a led different from power (like TDW89x0) are changed to switch of the led after boot Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48041 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: use dsl led defined in DTSJohn Crispin2016-01-012-2/+2
| | | | | | | | | | | | | | | | | dsl_control (dsl_notify.sh) is the only process which is aware of the state of the atm/ptm interface. Use the dsl led exclusive for the dsl line state. On boards which don't have a distinct internet and a dsl led, let the netdev status of the atm interface trigger the shared led. Triggering the shared led according to the status of the ppp interface isn't suitable, since the led would be switched of if the ppp connection goes down, but the line is still in sync. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48040 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: define default leds in dts filesJohn Crispin2016-01-0131-135/+371
| | | | | | | | | | - ARV7525PW: use the power led as dsl led as done by the stock firmware - FRITZ3370: use the info led as internet led - FRITZ7320: use the power led as dsl led as done by the stock firmware Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48037 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: ARV752DPW - fix dts fileJohn Crispin2016-01-011-9/+13
| | | | | | | | | | | | | | Use the same led logic and labels as the OEM firmware (red = okay, blue = failure). Add the red internet led. Remove missing usb led workaround. The workaround shouldn't be in the default configuration. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48036 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: ARV752DPW22 - fix dts fileJohn Crispin2016-01-011-22/+12
| | | | | | | | | | | No need to switch (and keep) on all leds at boot. Use the same led logic and labels as the OEM firmware (red = okay, blue = failure). Add the red internet led. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48035 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: DGN1000B - fix typo in dts fileJohn Crispin2016-01-011-1/+1
| | | | | | Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48034 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: ARV4518PWR01* move redundant parts to dtsiJohn Crispin2016-01-013-356/+186
| | | | | | Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48033 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: P2812HNUFX - move leds to dtsiJohn Crispin2016-01-013-114/+61
| | | | | | | | Beside the used labels, they are the same on both boards. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@48031 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: TDW89x0 - increase spi frequencyJohn Crispin2015-12-231-2/+4
| | | | | | | | | | | | | | | | | Use the same max spi frequency as set in u-boot. According to the datasheets, the Q64-104HIP as well as the Winbond 25Q64FVSIG support spi frequencies up to 50 MHz. During my tests, the Q64-104HIP couldn't be recognized/initialized if the frequency was > 40MHz. Both chips do support fast read as well. While touching the dts file, I fixed the dtc compiler warnings. Signed-off-by: Mathias Kresin <openwrt@kresin.me> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@47994 3c298f89-4303-0410-b956-a3cf2f4a3e73
* lantiq: Configure LED polarity for TDW8970 and TDW8980.John Crispin2015-12-232-4/+1
| | | | | | | | | This patch configures the correct ath9k WLAN LED polarity for the TDW8970, and for the TDW8980 as well. Signed-off-by: Vittorio Gambaletta <openwrt@vittgam.net> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@47969 3c298f89-4303-0410-b956-a3cf2f4a3e73
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-10 01:42:46 +0000