aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/image/lzma-loader/src/cache.c
diff options
context:
space:
mode:
authorJohn Crispin <blogic@openwrt.org>2013-06-23 15:50:49 +0000
committerJohn Crispin <blogic@openwrt.org>2013-06-23 15:50:49 +0000
commit5f6caa26e516e578be547df489d2ae8900da58a5 (patch)
tree48ec89a784c8c7ebb382cb8486ed0021a07b6109 /target/linux/ramips/image/lzma-loader/src/cache.c
parent21ee9d504d834133a99fecfd36f1a65f8df8c096 (diff)
downloadmaster-187ad058-5f6caa26e516e578be547df489d2ae8900da58a5.tar.gz
master-187ad058-5f6caa26e516e578be547df489d2ae8900da58a5.tar.bz2
master-187ad058-5f6caa26e516e578be547df489d2ae8900da58a5.zip
ralink: update patches
Signed-off-by: John Crispin <blogic@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@37016 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/image/lzma-loader/src/cache.c')
-rw-r--r--target/linux/ramips/image/lzma-loader/src/cache.c43
1 files changed, 43 insertions, 0 deletions
diff --git a/target/linux/ramips/image/lzma-loader/src/cache.c b/target/linux/ramips/image/lzma-loader/src/cache.c
new file mode 100644
index 0000000000..28cc848333
--- /dev/null
+++ b/target/linux/ramips/image/lzma-loader/src/cache.c
@@ -0,0 +1,43 @@
+/*
+ * LZMA compressed kernel loader for Atheros AR7XXX/AR9XXX based boards
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * The cache manipulation routine has been taken from the U-Boot project.
+ * (C) Copyright 2003
+ * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ *
+ */
+
+#include "cache.h"
+#include "cacheops.h"
+#include "config.h"
+
+#define cache_op(op,addr) \
+ __asm__ __volatile__( \
+ " .set push \n" \
+ " .set noreorder \n" \
+ " .set mips3\n\t \n" \
+ " cache %0, %1 \n" \
+ " .set pop \n" \
+ : \
+ : "i" (op), "R" (*(unsigned char *)(addr)))
+
+void flush_cache(unsigned long start_addr, unsigned long size)
+{
+ unsigned long lsize = CONFIG_CACHELINE_SIZE;
+ unsigned long addr = start_addr & ~(lsize - 1);
+ unsigned long aend = (start_addr + size - 1) & ~(lsize - 1);
+
+ while (1) {
+ cache_op(Hit_Writeback_Inv_D, addr);
+ cache_op(Hit_Invalidate_I, addr);
+ if (addr == aend)
+ break;
+ addr += lsize;
+ }
+}