diff options
| author | John Crispin <blogic@openwrt.org> | 2009-10-04 19:53:17 +0000 |
|---|---|---|
| committer | John Crispin <blogic@openwrt.org> | 2009-10-04 19:53:17 +0000 |
| commit | d1b3ad0612032990cf954e19f86ea4897d61a57f (patch) | |
| tree | 00a7ec1f4de21518bc2c783975daa58de2885ed1 /target/linux/ramips/files/arch/mips/include/asm/mach-ralink | |
| parent | db05a19b35ceab06c61351c16941814a487f7315 (diff) | |
| download | master-187ad058-d1b3ad0612032990cf954e19f86ea4897d61a57f.tar.gz master-187ad058-d1b3ad0612032990cf954e19f86ea4897d61a57f.tar.bz2 master-187ad058-d1b3ad0612032990cf954e19f86ea4897d61a57f.zip | |
adds pci support for rt288x
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@17855 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/files/arch/mips/include/asm/mach-ralink')
| -rw-r--r-- | target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h b/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h new file mode 100644 index 0000000000..f73d7ac151 --- /dev/null +++ b/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h @@ -0,0 +1,19 @@ + +#ifdef CONFIG_PCI + +#define RT2880_PCI_SLOT1_BASE 0x20000000 +#define RALINK_PCI_BASE 0xA0440000 +#define RT2880_PCI_PCICFG_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0000)) +#define RT2880_PCI_ARBCTL ((unsigned long*)(RALINK_PCI_BASE + 0x0080)) +#define RT2880_PCI_BAR0SETUP_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0010)) +#define RT2880_PCI_CONFIG_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0020)) +#define RT2880_PCI_CONFIG_DATA ((unsigned long*)(RALINK_PCI_BASE + 0x0024)) +#define RT2880_PCI_MEMBASE ((unsigned long*)(RALINK_PCI_BASE + 0x0028)) +#define RT2880_PCI_IOBASE ((unsigned long*)(RALINK_PCI_BASE + 0x002C)) +#define RT2880_PCI_IMBASEBAR0_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0018)) +#define RT2880_PCI_ID ((unsigned long*)(RALINK_PCI_BASE + 0x0030)) +#define RT2880_PCI_CLASS ((unsigned long*)(RALINK_PCI_BASE + 0x0034)) +#define RT2880_PCI_SUBID ((unsigned long*)(RALINK_PCI_BASE + 0x0038)) +#define RT2880_PCI_PCIMSK_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x000C)) + +#endif |