aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h
diff options
context:
space:
mode:
authorJohn Crispin <blogic@openwrt.org>2013-04-03 09:58:44 +0000
committerJohn Crispin <blogic@openwrt.org>2013-04-03 09:58:44 +0000
commit84238ad24d5bdf6b95cc3d972908d699502764ab (patch)
tree6438279d1866fffb0c66b568f2ee3e64f2aa89b0 /target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h
parentfd1af44d07b5c0eccd58bf24805810d2f0077936 (diff)
downloadmaster-187ad058-84238ad24d5bdf6b95cc3d972908d699502764ab.tar.gz
master-187ad058-84238ad24d5bdf6b95cc3d972908d699502764ab.tar.bz2
master-187ad058-84238ad24d5bdf6b95cc3d972908d699502764ab.zip
[ramips] move files to files-3.7
Signed-off-by: John Crispin <blogic@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@36161 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h')
-rw-r--r--target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h25
1 files changed, 25 insertions, 0 deletions
diff --git a/target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h b/target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h
new file mode 100644
index 0000000000..a7b712cf2d
--- /dev/null
+++ b/target/linux/ramips/files-3.7/arch/mips/include/asm/mach-ralink/war.h
@@ -0,0 +1,25 @@
+/*
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License. See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org>
+ */
+#ifndef __ASM_MACH_RALINK_WAR_H
+#define __ASM_MACH_RALINK_WAR_H
+
+#define R4600_V1_INDEX_ICACHEOP_WAR 0
+#define R4600_V1_HIT_CACHEOP_WAR 0
+#define R4600_V2_HIT_CACHEOP_WAR 0
+#define R5432_CP0_INTERRUPT_WAR 0
+#define BCM1250_M3_WAR 0
+#define SIBYTE_1956_WAR 0
+#define MIPS4K_ICACHE_REFILL_WAR 0
+#define MIPS_CACHE_SYNC_WAR 0
+#define TX49XX_ICACHE_INDEX_INV_WAR 0
+#define RM9000_CDEX_SMP_WAR 0
+#define ICACHE_REFILLS_WORKAROUND_WAR 0
+#define R10000_LLSC_WAR 0
+#define MIPS34K_MISSED_ITLB_WAR 0
+
+#endif /* __ASM_MACH_RALINK_WAR_H */