aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts
diff options
context:
space:
mode:
authorJohn Crispin <blogic@openwrt.org>2015-12-12 06:42:05 +0000
committerJohn Crispin <blogic@openwrt.org>2015-12-12 06:42:05 +0000
commit1f0b997cf5f2dc356b004e0f0326b2c2408678de (patch)
treef733c005c06a3bbdc32def63667b8b4f54ac4628 /target/linux/ramips/dts
parent1e82d9f741cd827e33bfa3d8b3cadffaeb2773c1 (diff)
downloadmaster-187ad058-1f0b997cf5f2dc356b004e0f0326b2c2408678de.tar.gz
master-187ad058-1f0b997cf5f2dc356b004e0f0326b2c2408678de.tar.bz2
master-187ad058-1f0b997cf5f2dc356b004e0f0326b2c2408678de.zip
ramips: use gic timer as clocksource for mt7621
* Switches clocksource to gic timer. * Moves frequency definitions to dtsi since frequency was hardcoded anyway Will work on proper frequency detection later. Signed-off-by: Nikolay Martynov <mar.kolya@gmail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@47875 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/dts')
-rw-r--r--target/linux/ramips/dts/mt7621.dtsi26
1 files changed, 26 insertions, 0 deletions
diff --git a/target/linux/ramips/dts/mt7621.dtsi b/target/linux/ramips/dts/mt7621.dtsi
index a06aee733b..9c6f45b1e0 100644
--- a/target/linux/ramips/dts/mt7621.dtsi
+++ b/target/linux/ramips/dts/mt7621.dtsi
@@ -22,6 +22,22 @@
compatible = "mti,cpu-interrupt-controller";
};
+ cpuclock: cpuclock@0 {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+
+ /* FIXME: there should be way to detect this */
+ clock-frequency = <880000000>;
+ };
+
+ sysclock: sysclock@0 {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+
+ /* FIXME: there should be way to detect this */
+ clock-frequency = <50000000>;
+ };
+
palmbus@1E000000 {
compatible = "palmbus";
reg = <0x1E000000 0x100000>;
@@ -88,6 +104,8 @@
compatible = "ns16550a";
reg = <0xc00 0x100>;
+ clocks = <&sysclock>;
+
interrupt-parent = <&gic>;
interrupts = <GIC_SHARED 26 IRQ_TYPE_LEVEL_HIGH>;
@@ -102,6 +120,8 @@
compatible = "ralink,mt7621-spi";
reg = <0xb00 0x100>;
+ clocks = <&sysclock>;
+
resets = <&rstctrl 18>;
reset-names = "spi";
@@ -243,6 +263,12 @@
#interrupt-cells = <3>;
mti,reserved-cpu-vectors = <7>;
+
+ timer {
+ compatible = "mti,gic-timer";
+ interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
+ clocks = <&cpuclock>;
+ };
};
nand@1e003000 {