aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch
diff options
context:
space:
mode:
authorJohn Crispin <blogic@openwrt.org>2016-04-27 08:58:15 +0000
committerJohn Crispin <blogic@openwrt.org>2016-04-27 08:58:15 +0000
commit1e22c9b9eb691878156dfe32fb1e117737f1d248 (patch)
tree991c1cb524c938fc25c474321d1b726017c04ca6 /target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch
parentcafe040bdd2e8d3b91d1aa1d45718b325453c84f (diff)
downloadmaster-187ad058-1e22c9b9eb691878156dfe32fb1e117737f1d248.tar.gz
master-187ad058-1e22c9b9eb691878156dfe32fb1e117737f1d248.tar.bz2
master-187ad058-1e22c9b9eb691878156dfe32fb1e117737f1d248.zip
mediatek: sync and patches add support for several boards
Signed-off-by: John Crispin <blogic@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@49263 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch')
-rw-r--r--target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch b/target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch
index 62b825555d..8eed1f140a 100644
--- a/target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch
+++ b/target/linux/mediatek/patches-4.4/0006-clk-mediatek-Refine-the-makefile-to-support-multiple.patch
@@ -1,7 +1,7 @@
From 0c39bcd17fa6ce723f56ad3756b4bb36c4690342 Mon Sep 17 00:00:00 2001
From: James Liao <jamesjj.liao@mediatek.com>
Date: Tue, 5 Jan 2016 14:30:17 +0800
-Subject: [PATCH 06/91] clk: mediatek: Refine the makefile to support multiple
+Subject: [PATCH 06/90] clk: mediatek: Refine the makefile to support multiple
clock drivers
Add a Kconfig to define clock configuration for each SoC, and