diff options
| author | Hauke Mehrtens <hauke@openwrt.org> | 2013-10-07 00:00:10 +0000 |
|---|---|---|
| committer | Hauke Mehrtens <hauke@openwrt.org> | 2013-10-07 00:00:10 +0000 |
| commit | 0abc7959a8a84102aac2db6c204e08be4525bca7 (patch) | |
| tree | 503d83aaaef368b790c6f8606a0a8eefec7f9210 /target/linux/brcm47xx | |
| parent | 038076a0cdee9f4888c5fd7a03952c7d2550332a (diff) | |
| download | master-187ad058-0abc7959a8a84102aac2db6c204e08be4525bca7.tar.gz master-187ad058-0abc7959a8a84102aac2db6c204e08be4525bca7.tar.bz2 master-187ad058-0abc7959a8a84102aac2db6c204e08be4525bca7.zip | |
brcm47xx: move clock detection patches
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@38311 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/brcm47xx')
| -rw-r--r-- | target/linux/brcm47xx/patches-3.10/090-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch (renamed from target/linux/brcm47xx/patches-3.10/520-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch) | 16 | ||||
| -rw-r--r-- | target/linux/brcm47xx/patches-3.10/091-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch (renamed from target/linux/brcm47xx/patches-3.10/521-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch) | 15 |
2 files changed, 31 insertions, 0 deletions
diff --git a/target/linux/brcm47xx/patches-3.10/520-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch b/target/linux/brcm47xx/patches-3.10/090-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch index 346e33530b..ec595342c0 100644 --- a/target/linux/brcm47xx/patches-3.10/520-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch +++ b/target/linux/brcm47xx/patches-3.10/090-MIPS-BCM47XX-fix-clock-detection-for-BCM5354-with-20.patch @@ -1,3 +1,19 @@ +commit 0388a0410d590a6c239c1cfaa7d49bffd4ed1101 +Author: Hauke Mehrtens <hauke@hauke-m.de> +Date: Wed Sep 18 13:32:59 2013 +0200 + + MIPS: BCM47XX: Fix clock detection for BCM5354 with 200MHz clock + + Some BCM5354 SoCs are running at 200MHz, but it is not possible to read + the clock from a register like it is done on some other SoC in ssb and + bcma. These devices should have a clkfreq nvram configuration value set + to 200, read it and set the clock to the correct value. + + Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> + Cc: linux-mips@linux-mips.org + Patchwork: https://patchwork.linux-mips.org/patch/5842/ + Signed-off-by: Ralf Baechle <ralf@linux-mips.org> + --- a/arch/mips/bcm47xx/time.c +++ b/arch/mips/bcm47xx/time.c @@ -27,10 +27,14 @@ diff --git a/target/linux/brcm47xx/patches-3.10/521-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch b/target/linux/brcm47xx/patches-3.10/091-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch index c4eb83593e..460c0e42d6 100644 --- a/target/linux/brcm47xx/patches-3.10/521-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch +++ b/target/linux/brcm47xx/patches-3.10/091-MIPS-BCM47XX-fix-detected-clock-on-Asus-WL520GC-and-.patch @@ -1,3 +1,18 @@ +commit 935e93fcc022ff7be7046d2435ce6441e260abfb +Author: Hauke Mehrtens <hauke@hauke-m.de> +Date: Wed Sep 18 13:33:00 2013 +0200 + + MIPS: BCM47XX: Fix detected clock on Asus WL520GC and WL520GU + + The Asus WL520GC and WL520GU are based on the BCM5354 and clocked at + 200MHz, but they do not have a clkfreq nvram variable set to the + correct value. This adds a workaround for these devices. + + Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> + Cc: linux-mips@linux-mips.org + Patchwork: https://patchwork.linux-mips.org/patch/5843/ + Signed-off-by: Ralf Baechle <ralf@linux-mips.org> + --- a/arch/mips/bcm47xx/time.c +++ b/arch/mips/bcm47xx/time.c @@ -28,6 +28,7 @@ |