aboutsummaryrefslogtreecommitdiffstats
path: root/package/boot/uboot-lantiq
diff options
context:
space:
mode:
authorJohn Crispin <blogic@openwrt.org>2015-11-02 10:18:24 +0000
committerJohn Crispin <blogic@openwrt.org>2015-11-02 10:18:24 +0000
commit02d49b491aae43e5a2846c857bbc1557a8876d04 (patch)
tree9f09903051d5618ccdeecb5eeefbbe183cd3f621 /package/boot/uboot-lantiq
parent85938c534eee7d4399d2a04aaeb137d5c075daf7 (diff)
downloadmaster-187ad058-02d49b491aae43e5a2846c857bbc1557a8876d04.tar.gz
master-187ad058-02d49b491aae43e5a2846c857bbc1557a8876d04.tar.bz2
master-187ad058-02d49b491aae43e5a2846c857bbc1557a8876d04.zip
uboot-lantiq: Add SoC version 1.2 support for Arcadyan VGV7510KW22
This fixes #20409 Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@47352 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'package/boot/uboot-lantiq')
-rw-r--r--package/boot/uboot-lantiq/patches/0043-MIPS-add-board-support-for-Arcadyan-VGV7510KW22.patch7
1 files changed, 5 insertions, 2 deletions
diff --git a/package/boot/uboot-lantiq/patches/0043-MIPS-add-board-support-for-Arcadyan-VGV7510KW22.patch b/package/boot/uboot-lantiq/patches/0043-MIPS-add-board-support-for-Arcadyan-VGV7510KW22.patch
index a4910323ce..adb894f018 100644
--- a/package/boot/uboot-lantiq/patches/0043-MIPS-add-board-support-for-Arcadyan-VGV7510KW22.patch
+++ b/package/boot/uboot-lantiq/patches/0043-MIPS-add-board-support-for-Arcadyan-VGV7510KW22.patch
@@ -30,7 +30,7 @@
+#########################################################################
--- /dev/null
+++ b/board/arcadyan/vgv7510kw22/vgv7510kw22.c
-@@ -0,0 +1,133 @@
+@@ -0,0 +1,136 @@
+/*
+ * Copyright (C) 2015 Martin Blumenstingl <martin.blumenstingl@googlemail.com>
+ *
@@ -122,7 +122,10 @@
+ const enum ltq_gphy_clk clk = LTQ_GPHY_CLK_25MHZ_PLL0;
+ const ulong fw_addr = 0x80FF0000;
+
-+ ltq_gphy_phy22f_a1x_load(fw_addr);
++ if (ltq_chip_version_get() == 1)
++ ltq_gphy_phy22f_a1x_load(fw_addr);
++ else
++ ltq_gphy_phy22f_a2x_load(fw_addr);
+
+ ltq_cgu_gphy_clk_src(clk);
+