summaryrefslogtreecommitdiffstats
path: root/app/usart.c
blob: e0a80b17711a14e93ef3a847e36603154f2a6ea2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
#include "project.h"

#define BUFFER_SIZE 256
#define BIG_BUFFER_SIZE 600

ring_t rx1_ring;
static uint8_t rx1_ring_buf[BUFFER_SIZE];

ring_t tx1_ring;
static uint8_t tx1_ring_buf[BUFFER_SIZE];

ring_t rx2_ring;
static uint8_t rx2_ring_buf[BUFFER_SIZE];

ring_t tx2_ring;
static uint8_t tx2_ring_buf[BIG_BUFFER_SIZE];

void
usart1_isr (void)
{
  uint8_t data;

  /* Check if we were called because of RXNE. */
  if (((USART_CR1 (USART1) & USART_CR1_RXNEIE) != 0) &&
      ((USART_SR (USART1) & USART_SR_RXNE) != 0))
    {

      /* Retrieve the data from the peripheral. */
      data = usart_recv (USART1);


      ring_write_byte (&rx1_ring, data);
    }

  /* Check if we were called because of TXE. */
  if (((USART_CR1 (USART1) & USART_CR1_TXEIE) != 0) &&
      ((USART_SR (USART1) & USART_SR_TXE) != 0))
    {

      if (ring_read_byte (&tx1_ring, &data))
        {
          /*No more data, Disable the TXE interrupt, it's no longer needed. */
          USART_CR1 (USART1) &= ~USART_CR1_TXEIE;
        }
      else
        {
          usart_send (USART1, data);
        }
    }

}

void
usart2_isr (void)
{
  uint8_t data;

  /* Check if we were called because of RXNE. */
  if (((USART_CR1 (USART2) & USART_CR1_RXNEIE) != 0) &&
      ((USART_SR (USART2) & USART_SR_RXNE) != 0))
    {

      /* Retrieve the data from the peripheral. */
      data = usart_recv (USART2);

      ring_write_byte (&rx2_ring, data);
    }

  /* Check if we were called because of TXE. */
  if (((USART_CR1 (USART2) & USART_CR1_TXEIE) != 0) &&
      ((USART_SR (USART2) & USART_SR_TXE) != 0))
    {

      if (ring_read_byte (&tx2_ring, &data))
        {
          /*No more data, Disable the TXE interrupt, it's no longer needed. */
          USART_CR1 (USART2) &= ~USART_CR1_TXEIE;
        }
      else
        {
          usart_send_blocking (USART2, data);
        }
    }

}

int
_write (int file, char *ptr, int len)
{
  int ret;

  if (file == 1)
    {
      ret = ring_write (&tx1_ring, (uint8_t *) ptr, len);

      if (ret < 0)
        ret = -ret;

      USART_CR1 (USART1) |= USART_CR1_TXEIE;
      return ret;
    }

  errno = EIO;
  return -1;
}

void
usart1_queue (uint8_t d)
{
  ring_write_byte (&tx1_ring, d);
  USART_CR1 (USART1) |= USART_CR1_TXEIE;
}


void
usart2_queue (uint8_t d)
{
  ring_write_byte (&tx2_ring, d);
  USART_CR1 (USART2) |= USART_CR1_TXEIE;
}

void
usart2_drain (void)
{
  while (!ring_empty (&tx2_ring));
}

void
usart1_drain (void)
{
  while (!ring_empty (&tx1_ring));
}



void
usart_init (void)
{
  rcc_periph_clock_enable (RCC_USART1);
  rcc_periph_clock_enable (RCC_USART2);
  rcc_periph_clock_enable (RCC_USART3);

  ring_init (&rx1_ring, rx1_ring_buf, sizeof (rx1_ring_buf));
  ring_init (&tx1_ring, tx1_ring_buf, sizeof (tx1_ring_buf));

  ring_init (&rx2_ring, rx2_ring_buf, sizeof (rx2_ring_buf));
  ring_init (&tx2_ring, tx2_ring_buf, sizeof (tx2_ring_buf));


  /* Enable the USART1,2 interrupt. */
  nvic_enable_irq (NVIC_USART1_IRQ);
  nvic_enable_irq (NVIC_USART2_IRQ);

  /* Map pins, and set usart2 to have pull ups */
  gpio_set_mode (GPIOA, GPIO_MODE_OUTPUT_50_MHZ,
                 GPIO_CNF_OUTPUT_ALTFN_PUSHPULL, GPIO_USART1_TX);
  gpio_set_mode (GPIOA, GPIO_MODE_INPUT, GPIO_CNF_INPUT_FLOAT,
                 GPIO_USART1_RX);

  gpio_set_mode (GPIOA, GPIO_MODE_OUTPUT_50_MHZ,
                 GPIO_CNF_OUTPUT_ALTFN_PUSHPULL, GPIO_USART2_TX);
  gpio_set_mode (GPIOA, GPIO_MODE_INPUT, GPIO_CNF_INPUT_PULL_UPDOWN,
                 GPIO_USART2_RX);
  gpio_set (GPIOA, GPIO_USART2_RX);


  /* Setup UART1 parameters. */
  usart_set_baudrate (USART1, 38400);
  usart_set_databits (USART1, 8);
  usart_set_stopbits (USART1, USART_STOPBITS_1);
  usart_set_parity (USART1, USART_PARITY_NONE);
  usart_set_flow_control (USART1, USART_FLOWCONTROL_NONE);
  usart_set_mode (USART1, USART_MODE_TX_RX);

  /* Setup UART2 parameters. */
  usart_set_baudrate (USART2, 9600);
  usart_set_databits (USART2, 8);
  usart_set_stopbits (USART2, USART_STOPBITS_1);
  usart_set_parity (USART2, USART_PARITY_NONE);
  usart_set_flow_control (USART2, USART_FLOWCONTROL_NONE);
  usart_set_mode (USART2, USART_MODE_TX_RX);


  /* Enable USART1,2 Receive interrupt. */
  USART_CR1 (USART1) |= USART_CR1_RXNEIE;
  USART_CR1 (USART2) |= USART_CR1_RXNEIE;

  /* Finally enable the USARTs. */
  usart_enable (USART1);
  usart_enable (USART2);
}