summaryrefslogtreecommitdiffstats
path: root/libopencm3/include/libopencm3/lm3s/nvic.h
blob: 0b5a26568f8d61306de76674cccdb03c0fe8c0b9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
/* This file is part of the libopencm3 project.
 *
 * It was generated by the irq2nvic_h script.
 */

#ifndef LIBOPENCM3_LM3S_NVIC_H
#define LIBOPENCM3_LM3S_NVIC_H

#include <libopencm3/cm3/nvic.h>

/** @defgroup CM3_nvic_defines_LM3S User interrupts for LM3S series
    @ingroup CM3_nvic_defines

    @{*/

#define NVIC_GPIOQ7_IRQ 131
#define NVIC_GPIOQ6_IRQ 130
#define NVIC_PWM1_3_IRQ 137
#define NVIC_PWM1_2_IRQ 136
#define NVIC_PWM1_1_IRQ 135
#define NVIC_PWM1_0_IRQ 134
#define NVIC_PWM1_FAULT_IRQ 138
#define NVIC_TIMER2B_IRQ 24
#define NVIC_COMP0_IRQ 25
#define NVIC_COMP1_IRQ 26
#define NVIC_COMP2_IRQ 27
#define NVIC_TIMER0B_IRQ 20
#define NVIC_TIMER1A_IRQ 21
#define NVIC_TIMER1B_IRQ 22
#define NVIC_TIMER2A_IRQ 23
#define NVIC_SYSCTL_IRQ 28
#define NVIC_FLASH_IRQ 29
#define NVIC_GPIOA_IRQ 0
#define NVIC_GPIOE_IRQ 4
#define NVIC_I2C0_IRQ 8
#define NVIC_GPIOP4_IRQ 120
#define NVIC_GPIOP5_IRQ 121
#define NVIC_GPIOP6_IRQ 122
#define NVIC_GPIOP7_IRQ 123
#define NVIC_GPIOQ0_IRQ 124
#define NVIC_GPIOQ1_IRQ 125
#define NVIC_GPIOQ2_IRQ 126
#define NVIC_GPIOQ3_IRQ 127
#define NVIC_GPIOQ4_IRQ 128
#define NVIC_GPIOQ5_IRQ 129
#define NVIC_UART3_IRQ 59
#define NVIC_SSI3_IRQ 58
#define NVIC_GPIOK_IRQ 55
#define NVIC_GPIOJ_IRQ 54
#define NVIC_SSI2_IRQ 57
#define NVIC_GPIOL_IRQ 56
#define NVIC_ADC1SS3_IRQ 51
#define NVIC_ADC1SS2_IRQ 50
#define NVIC_EPI0_IRQ 53
#define NVIC_I2S0_IRQ 52
#define NVIC_FAN0_IRQ 114
#define NVIC_GPIOP1_IRQ 117
#define NVIC_GPIOP0_IRQ 116
#define NVIC_GPIOM_IRQ 111
#define NVIC_I2C5_IRQ 110
#define NVIC_GPION_IRQ 112
#define NVIC_GPIOP3_IRQ 119
#define NVIC_GPIOP2_IRQ 118
#define NVIC_GPIOD_IRQ 3
#define NVIC_SSI0_IRQ 7
#define NVIC_LPC0_IRQ 108
#define NVIC_I2C4_IRQ 109
#define NVIC_WTIMER4A_IRQ 102
#define NVIC_WTIMER4B_IRQ 103
#define NVIC_WTIMER3A_IRQ 100
#define NVIC_WTIMER3B_IRQ 101
#define NVIC_SYSEXC_IRQ 106
#define NVIC_PECI0_IRQ 107
#define NVIC_WTIMER5A_IRQ 104
#define NVIC_WTIMER5B_IRQ 105
#define NVIC_CAN0_IRQ 39
#define NVIC_QEI1_IRQ 38
#define NVIC_UART2_IRQ 33
#define NVIC_GPIOH_IRQ 32
#define NVIC_GPIOG_IRQ 31
#define NVIC_GPIOF_IRQ 30
#define NVIC_I2C1_IRQ 37
#define NVIC_TIMER3B_IRQ 36
#define NVIC_TIMER3A_IRQ 35
#define NVIC_SSI1_IRQ 34
#define NVIC_UART4_IRQ 60
#define NVIC_UART5_IRQ 61
#define NVIC_UART6_IRQ 62
#define NVIC_UART7_IRQ 63
#define NVIC_I2C2_IRQ 68
#define NVIC_I2C3_IRQ 69
#define NVIC_GPIOC_IRQ 2
#define NVIC_UART1_IRQ 6
#define NVIC_WTIMER2B_IRQ 99
#define NVIC_WTIMER2A_IRQ 98
#define NVIC_TIMER5B_IRQ 93
#define NVIC_TIMER5A_IRQ 92
#define NVIC_WTIMER0B_IRQ 95
#define NVIC_WTIMER0A_IRQ 94
#define NVIC_WTIMER1B_IRQ 97
#define NVIC_WTIMER1A_IRQ 96
#define NVIC_PWM0_1_IRQ 11
#define NVIC_PWM0_0_IRQ 10
#define NVIC_QEI0_IRQ 13
#define NVIC_PWM0_2_IRQ 12
#define NVIC_ADC0SS1_IRQ 15
#define NVIC_ADC0SS0_IRQ 14
#define NVIC_ADC0SS3_IRQ 17
#define NVIC_ADC0SS2_IRQ 16
#define NVIC_TIMER0A_IRQ 19
#define NVIC_WATCHDOG_IRQ 18
#define NVIC_ADC1SS0_IRQ 48
#define NVIC_ADC1SS1_IRQ 49
#define NVIC_UDMA_IRQ 46
#define NVIC_UDMAERR_IRQ 47
#define NVIC_USB0_IRQ 44
#define NVIC_PWM0_3_IRQ 45
#define NVIC_ETH_IRQ 42
#define NVIC_HIBERNATE_IRQ 43
#define NVIC_CAN1_IRQ 40
#define NVIC_CAN2_IRQ 41
#define NVIC_GPIOB_IRQ 1
#define NVIC_UART0_IRQ 5
#define NVIC_PWM0_FAULT_IRQ 9
#define NVIC_TIMER4B_IRQ 71
#define NVIC_TIMER4A_IRQ 70

#define NVIC_IRQ_COUNT 139

/**@}*/

/** @defgroup CM3_nvic_isrprototypes_LM3S User interrupt service routines (ISR) prototypes for LM3S series
    @ingroup CM3_nvic_isrprototypes

    @{*/

BEGIN_DECLS

void WEAK gpioq7_isr(void);
void WEAK gpioq6_isr(void);
void WEAK pwm1_3_isr(void);
void WEAK pwm1_2_isr(void);
void WEAK pwm1_1_isr(void);
void WEAK pwm1_0_isr(void);
void WEAK pwm1_fault_isr(void);
void WEAK timer2b_isr(void);
void WEAK comp0_isr(void);
void WEAK comp1_isr(void);
void WEAK comp2_isr(void);
void WEAK timer0b_isr(void);
void WEAK timer1a_isr(void);
void WEAK timer1b_isr(void);
void WEAK timer2a_isr(void);
void WEAK sysctl_isr(void);
void WEAK flash_isr(void);
void WEAK gpioa_isr(void);
void WEAK gpioe_isr(void);
void WEAK i2c0_isr(void);
void WEAK gpiop4_isr(void);
void WEAK gpiop5_isr(void);
void WEAK gpiop6_isr(void);
void WEAK gpiop7_isr(void);
void WEAK gpioq0_isr(void);
void WEAK gpioq1_isr(void);
void WEAK gpioq2_isr(void);
void WEAK gpioq3_isr(void);
void WEAK gpioq4_isr(void);
void WEAK gpioq5_isr(void);
void WEAK uart3_isr(void);
void WEAK ssi3_isr(void);
void WEAK gpiok_isr(void);
void WEAK gpioj_isr(void);
void WEAK ssi2_isr(void);
void WEAK gpiol_isr(void);
void WEAK adc1ss3_isr(void);
void WEAK adc1ss2_isr(void);
void WEAK epi0_isr(void);
void WEAK i2s0_isr(void);
void WEAK fan0_isr(void);
void WEAK gpiop1_isr(void);
void WEAK gpiop0_isr(void);
void WEAK gpiom_isr(void);
void WEAK i2c5_isr(void);
void WEAK gpion_isr(void);
void WEAK gpiop3_isr(void);
void WEAK gpiop2_isr(void);
void WEAK gpiod_isr(void);
void WEAK ssi0_isr(void);
void WEAK lpc0_isr(void);
void WEAK i2c4_isr(void);
void WEAK wtimer4a_isr(void);
void WEAK wtimer4b_isr(void);
void WEAK wtimer3a_isr(void);
void WEAK wtimer3b_isr(void);
void WEAK sysexc_isr(void);
void WEAK peci0_isr(void);
void WEAK wtimer5a_isr(void);
void WEAK wtimer5b_isr(void);
void WEAK can0_isr(void);
void WEAK qei1_isr(void);
void WEAK uart2_isr(void);
void WEAK gpioh_isr(void);
void WEAK gpiog_isr(void);
void WEAK gpiof_isr(void);
void WEAK i2c1_isr(void);
void WEAK timer3b_isr(void);
void WEAK timer3a_isr(void);
void WEAK ssi1_isr(void);
void WEAK uart4_isr(void);
void WEAK uart5_isr(void);
void WEAK uart6_isr(void);
void WEAK uart7_isr(void);
void WEAK i2c2_isr(void);
void WEAK i2c3_isr(void);
void WEAK gpioc_isr(void);
void WEAK uart1_isr(void);
void WEAK wtimer2b_isr(void);
void WEAK wtimer2a_isr(void);
void WEAK timer5b_isr(void);
void WEAK timer5a_isr(void);
void WEAK wtimer0b_isr(void);
void WEAK wtimer0a_isr(void);
void WEAK wtimer1b_isr(void);
void WEAK wtimer1a_isr(void);
void WEAK pwm0_1_isr(void);
void WEAK pwm0_0_isr(void);
void WEAK qei0_isr(void);
void WEAK pwm0_2_isr(void);
void WEAK adc0ss1_isr(void);
void WEAK adc0ss0_isr(void);
void WEAK adc0ss3_isr(void);
void WEAK adc0ss2_isr(void);
void WEAK timer0a_isr(void);
void WEAK watchdog_isr(void);
void WEAK adc1ss0_isr(void);
void WEAK adc1ss1_isr(void);
void WEAK udma_isr(void);
void WEAK udmaerr_isr(void);
void WEAK usb0_isr(void);
void WEAK pwm0_3_isr(void);
void WEAK eth_isr(void);
void WEAK hibernate_isr(void);
void WEAK can1_isr(void);
void WEAK can2_isr(void);
void WEAK gpiob_isr(void);
void WEAK uart0_isr(void);
void WEAK pwm0_fault_isr(void);
void WEAK timer4b_isr(void);
void WEAK timer4a_isr(void);

END_DECLS

/**@}*/

#endif /* LIBOPENCM3_LM3S_NVIC_H */