struct_access.sv « verilog « tests - iCE40/yosys - clone of https://github.com/YosysHQ/yosys

about summary refs log tree commit diff stats

path: root/tests/verilog/struct_access.sv

blob: bc91e3f01ff96d105385e4796407ac8a12e7b0d0 (plain)

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
generated by cgit v1.2.3 (git 2.25.1) at 2025-12-25 05:41:05 +0000