tests/sva/nested_clk_else.sv


1
2
3
4
5
6
7
8
9
10
11

module top (input clk, a, b);
	always @(posedge clk) begin
        if (a);
        else assume property (@(posedge clk) b);
	end

`ifndef FAIL
    assume property (@(posedge clk) !a);
`endif
    assert property (@(posedge clk) b);
endmodule