blob: 596e48db0a100fe9e91ab9ce4638b1b814fdea50 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
|
module top (input logic clock, ctrl);
logic read = 0, write = 0, ready = 0;
always @(posedge clock) begin
read <= !ctrl;
write <= ctrl;
ready <= write;
end
a_rw: assert property ( @(posedge clock) !(read && write) );
a_wr: assert property ( @(posedge clock) write |-> ready );
endmodule
|