aboutsummaryrefslogtreecommitdiffstats
path: root/tests/sim/tb/tb_dlatchsr.v
blob: 0105d32886f617aa736c5478b5be695180d97cf4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
`timescale 1ns/1ns 
module tb_dlatchsr();
	reg d = 0;
	reg set = 0;
	reg clr = 0;
	wire q;

	dlatchsr uut(.d(d),.set(set),.clr(clr),.q(q));

	initial
	begin
		$dumpfile("tb_dlatchsr");
		$dumpvars(0,tb_dlatchsr);
		#10
		d = 1;
		#10
		d = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		clr = 1;
		#10
		d = 1;
		#10
		d = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		clr = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		set = 1;
		#10
		d = 1;
		#10
		d = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		set = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		d = 1;
		#10
		d = 0;
		#10
		$finish;
	end
endmodule