1 2 3 4 5 6 7 8
module top(...); input [7:0] A; output [7:0] B; wire [7:0] C = 3; assign B = A + C; endmodule