tests/memlib/memlib_wren.txt


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

ram block \RAM_WREN {
	abits 4;
	init none;

	ifdef NO_BYTE {
		# single enable signal
		widths 4 8 global;
	} else ifdef W4_B4 {
		widths 4 global;
		byte 4;
	} else ifdef W8_B4 {
		widths 8 global;
		option "BYTESIZE" 4 {
			byte 4;
		}
	} else ifdef W8_B8 {
		width 8;
		byte 8;
	} else ifdef W16_B4 {
		widths 16 global;
		option "BYTESIZE" 4 {
			byte 4;
		}
	} else ifdef W64_B8 {
		widths 64 global;
		option "BYTESIZE" 8 {
			byte 8;
		}
	}

	port srsw "A" {
		clock posedge;
		ifdef WRBE_SEPARATE {
			wrbe_separate;
		}
	}
}