tests/memlib/memlib_wide_sdp.txt


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

ram block \RAM_WIDE_SDP {
	cost 2;
	abits 6;
	widths 1 2 5 10 20 per_port;
	byte 5;
	init any;
	port sr "R" {
		clock posedge;
		rden;
		rdsrst any ungated;
	}
	port sw "W" {
		clock posedge;
		wrtrans "R" old;
		wrbe_separate;
	}
}